Silicon Verification Engineer - Mountain View, United States - Randstad USA

Randstad USA Mountain View, United States

3 weeks ago

Freelance, Full time

Description

job summary:

Define, document, and implement a UVM verification environment including agents and scoreboards

Write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral

Run tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixes

Support post-silicon verification activities of the products working with design and product teams
location: Mountain View, California
job type: Contract
salary: $ per hour
work hours: 8am to 5pm
education: Bachelors

responsibilities:

Define, document, and implement a UVM verification environment including agents and scoreboards

Write test plans and implement them by developing tests, test generators, test benches, checkers, coverage, and other verification collateral

Run tests on RTL and Gate Level Netlists, debug failures to root cause, and recommend fixes

Support post-silicon verification activities of the products working with design and product teams
qualifications:

Experience level: Experienced

Minimum 10 years of experience

Education: Bachelors
skills:

Verilog

Professional Engineer

Equal Opportunity Employer: Race, Color, Religion, Sex, Sexual Orientation, Gender Identity, National Origin, Age, Genetic Information, Disability, Protected Veteran Status, or any other legally protected group status.

At Randstad Digital, we welcome people of all abilities and want to ensure that our hiring and interview process meets the needs of all applicants. If you require a reasonable accommodation to make your application or interview experience a great one, please contact

Pay offered to a successful candidate will be based on several factors including the candidate's education, work experience, work location, specific job duties, certifications, etc. In addition, Randstad Digital offers a comprehensive benefits package, including health, an incentive and recognition program, and 401K contribution (all benefits are based on eligibility).

Applications accepted on ongoing basis until filled.

Qualified applicants in San Francisco with criminal histories will be considered for employment in accordance with the San Francisco Fair Chance Ordinance.

We will consider for employment all qualified Applicants, including those with criminal histories, in a manner consistent with the requirements of applicable state and local laws, including the City of Los Angeles' Fair Chance Initiative for Hiring Ordinance.

Verification Engineer

1 week ago

Collabera Sunnyvale, United States

· Home · Search Jobs · Job Description · Verification Engineer · Contract: Sunnyvale, California, US · Salary: $50.00 Per Hour · Job Code: · End Date: · Days Left: 27 days, 3 hours left · Apply · Job Summary: · Working under limited supervision, performs moderate risk/mo ...
DfT Verification Engineer

1 week ago

Oho Group Ltd Mountain View, United States

A RISC-V start up is looking for a DFT Verification Engineer who wants to accelerate their career within a hugely accelerating business · My client is circa 400 people worldwide and has lured some of the top engineers from Apple & some of the household named Semi-Conductors. · ...
Hardware Verification Engineer

2 weeks ago

BrickRed Systems Mountain View, United States

We are seeking an experienced and highly skilled Silicon Verification Engineer to join our dynamic team. The ideal candidate will have a robust background in ASIC design and verification, with a strong proficiency in SystemVerilog and UVM methodologies. You will be responsible fo ...
Software Verification Engineer

2 weeks ago

Rangam Sunnyvale, United States

Job requirements: · Bachelor's degree in software engineering, computer science, or a related engineering field with 2+ years working experience. · Working from requirement specifications to develop, maintain, and update test procedures and test scripts. · Develop automation veri ...
Silicon Verification Engineer

4 days ago

Ursus Inc Mountain View, United States

JOB TITLE: Silicon Verification Engineer · LOCATION: · Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · SALARY: K annual · Responsibilities · Work closely with architecture and RTL designers on verifying the functionality correctness of the design · Reviewing Architec ...
Design Verification Engineer

2 weeks ago

Understanding Recruitment Mountain View, United States

Acceler8 Talent has recently partnered with a company that is redefining AI hardware, focusing on maximizing performance for large language models (LLMs) like GPT. With a commitment to cost efficiency and optimizing performance-per-dollar, their technology offers competitive late ...
Silicon Verification Engineer

4 days ago

Ursus Inc Mountain View, United States

JOB TITLE: Silicon Verification Engineer · LOCATION: Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · SALARY: K annual · Responsibilities Work closely with architecture and RTL designers on verifying the functionality correctness of the design · Reviewing Architectu ...
Accelerator Verification Engineer

23 hours ago

Ursus Inc Mountain View, United States

JOB TITLE: Accelerator Verification Engineer · LOCATION: (US) Santa Clara CA , Austin TX, Portland OR, Fort Collins CO · QUALIFICATIONS: · Join a cutting-edge hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to reimagine silicon and crea ...
design verification Engineer

1 week ago

Diverse Lynx Mountain View, United States

Position: design verification Engineer · Location: Mountain view, CA · Job Type: Fulltime/contract · Requirement For Performance DV DV engineer with 5- 8 years of experience. · Traditional DV (SV/UVM )as well as performance DV. · For performance DV, experience with Python ...
design verification Engineer

2 weeks ago

Diverse Lynx Mountain View, United States

Position: design verification Engineer · Location: Mountain view, CA · Job Type: Fulltime/contract · Requirement For Performance DV · DV engineer with 5- 8 years of experience. · Traditional DV (SV/UVM )as well as performance DV. · For performance DV, experience with Python sc ...
Design Verification Engineer

2 days ago

Sapear Inc Mountain View, United States

Job Description · Job DescriptionWhat You'll Be Doing: · At-least 10+ years of experience in System Verilog HVL and C++/C · At-least 10+ year of experience in UVM. · Experience in complete verification cycle which includes development of test plan, · BFM/Driver/Monitor/Scoreboard ...
Design Verification Engineer

2 weeks ago

Quest Global Sunnyvale, United States

Hello , · Hope you doing good · Job Profile description. · location - Sunnyvale, California, United States · 7+ YOE in DV. · IP verification experience using SV/UVM methodology. · Excellent coding and debugging skills, should have exp. In coding various TB components. · AMBA pro ...
CPU Design Verification Engineer

1 week ago

Prodapt ASIC services (Formerly Innovative Logic) Mountain View, United States

Prodapt ASIC services (formerly Innovative Logic) is the leading provider of SoC ASIC/FPGA and Embedded Software services. Our business model is to offer our services based on turnkey, Offshore design center (ODC) or staff augmentation. · We're seeking a CPU Design Verification ...
Senior Design Verification Engineer

1 week ago

Oho Group Ltd Mountain View, United States

A $100m+ VC backed RISC-V scale up are looking for multiple Verification Engineers as they continue to accelerate their growth this year · They are at 400 people worldwide so have already been able to circumnavigate a lot of the typical speedbumps that effect early stage companie ...
Verification Engineer

1 week ago

Syncreon Consulting Palo Alto, United States

Job Description · Job DescriptionCompany Description · We work as trusted business partners and always strive to deliver the most value and highest return on investment for our clients. We are highly trained business professionals with strong understanding of clients need. We wor ...
Design Verification Engineer

1 week ago

Protingent Sunnyvale, United States

Protingent Staffing has an exciting contract opportunity for Design Verification Engineer with our client located in Sunnyvale, CA. Job Responsibilities: - Responsibilities includes starting from test planning to closing verification using coverage m Verification, Engineer, Desig ...
Design Verification Engineers

1 week ago

Tachyum Sunnyvale, United States

We are looking for talented Verification Engineers to expand our International Design Verification team. · Qualifications · Bachelor's or Master's in Electrical or Computer Science · 4 years of Design Verification experience · Very good understanding of Design Verification go ...
Design Verification Engineer

5 days ago

Amick Brown Sunnyvale, United States

Job Description · Job DescriptionAmick Brown is seeking an experienced Design Verification Engineer for our direct client. · Location: Sunnyvale, CA · Duration: 6 Months · Estimated pay range: $ per client contract and candidate skills, experience and work location. · Job Descri ...
Design Verification Engineer

1 week ago

Cynet Systems Inc. Sunnyvale, United States

Skills, Experience, Education and Training: · Advanced knowledge of HVL methodology (UVM). · Expertise in HVL and HDL (System Verilog, Verilog). · Experience defining coverage space and writing coverage model. · Experience with System Verilog Assertion (SVA) is a plus. · Team pl ...
Formal Verification Engineer

2 hours ago

NR Consulting Sunnyvale, United States

Job Title :- Formal Verification Engineer · Job Location :- Sunnyvale, CA · Position Type:- Contract · Education & Experience Required: · •Knowledge of Formal verification applications including Datapath, sequential equivalence, Xprop, Clock Gating, · connectivity etc · •5+ ...