- Understanding digital signal processing and digital communications for optical interfaces
- Modelling/simulation/analysis of systems including high speed analog components (ADC, DAC, drivers, TIA), opto-electronic components (optical modulators, optical mixers, photodiodes, lasers, optical mux/demux, optical amplifiers), fiber impairments (CD, PMD, non-linearities) and DSP algorithms (calibration of analog and optical nonidealities, equalizers, carrier frequency/phase recovery, timing recovery)
- Analysis and modelling of systems to drive definition of standards in OIF/IEEE/ITU-T
- Work with lab equipment (spectrum analyzers, scopes, VOA, lasers, ASE generators etc.)
- Design experiments to collect/analyze data to enable definition of next generation DSP
- Debug complex optical, analog and signal processing problems
- Design and simulate DSP architectures, define key capabilities, performance requirements and drive specifications for both analog and digital designers
- Create DSP and FEC hardware block specifications appropriate for RTL implementation
- Perform research activities in digital signal processing for SerDes and optical channels
- Work with designers to ensure circuit architecture can be efficiently implemented
- Develop/perform behavioral modeling of mixed-signal circuit designs for transceivers
- Provide guidance on test plans for lab characterization once design comes back from fab
- Participate in chip lab bring up
- Should be comfortable working with lab equipment
- Requires master's degree with 6+ years of experience in related areas of expertise or PhD with 3+ years of experience
- Knowledgeable about the common high-speed serial data protocols NRZ/PAM4 and system standards
- Strong experience in communication system modeling in Matlab, C and/or Python
- Experience in high-speed DSP, especially FFE/DFE, Clock and Data Recovery (CDR)
- Experience with FEC (RS, soft decoding, Viterbi algorithm)
- Experience with high-speed Analog Serdes and the associated calibration algorithms
- Experience with debugging complex analog issues to improve system performance is required
- Knowledge of digital design of DSP blocks will be a huge plus
-
AMS Design Engineer
2 weeks ago
Celestial AI Santa Clara, United StatesAbout Celestial AI · As the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, ...
-
AMS Design Engineer
3 weeks ago
Celestial AI Santa Clara, United StatesAbout Celestial AI · As the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, ...
-
AMS Staff Field Applications Engineer
2 weeks ago
Synopsys Mountain View, United StatesJob Description and Requirements · We're looking for a senior Applications Engineer to join our team. Does this sound like a good role for you? · As an Analog Mixed-Signal Applications Engineer, you will enable customer flows and deploy analog simulation solutions for key custo ...
-
FusionWorks Clara, United StatesThe Wiegand-Glas Group is one of the top 3 container glass manufacturers in Germany and produces over eight million glass containers daily for the beverage and food industry in its four factories in Steinbach am Wald (Bavaria), Ernstthal, Großbreitenbach, and Schleusingen (Thurin ...
-
OTA Engineer
3 weeks ago
Entegee Santa Clara, United StatesW2 Contract · Onsite in Santa Clara, CA · OTA Engineer · 65-70/HR · ***This position is 3rd shift (12 AM to 7 AM) *** · Manager Notes: For OTA engineers I also need to know which communication test set they have used, whether Anritsu or R&S, type of chamber, whether familiar w ...
-
Sr. Design Verification Positon
3 weeks ago
Sintegra Inc. Santa Clara, United StatesEngage collaboratively with teams specializing in digital, photonics, and analog design to develop comprehensive test plans. · Design and implement UVM testbenches for both subsystem-level and full-chip verification. This includes debugging testbenches, resolving issues, achievin ...
-
Sr GPU Architectural Modeling Engineer
2 weeks ago
AMD Santa Clara, United States Full time· WHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for th ...
-
Senior Design Verification Engineer
2 weeks ago
Quest Global Santa Clara, United StatesSenior Design Verification Engineer · Santa Clara CA · Experience Level: 7-15 years. · JOB DESCRIPTION 1 · Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc. · Strong HVL (UVM or SystemVerilog with OVM) ...
-
Staff Research Engineer
6 days ago
Net2Source Inc. Santa Clara, United StatesGreetings for today · I am with Futurewei Technologies for Santa Clara, CA job opportunity for AR/VR Staff Research Engineer, Graphics Rendering. I 'll include the description below for your review- Please give me a call at your earliest convenience or let me know a good time to ...
-
Senior OTA Engineer
2 weeks ago
Eurofins Expert Services Oy Santa Clara, United StatesEurofins Scientific is an international life sciences company, providing a unique range of analytical testing services to clients across multiple industries, to make life and our environment safer, healthier and more sustainable. From the food you eat, to the water you drink, to ...
-
Senior Wireless Test Engineer
6 days ago
Eurofins Scientific Santa Clara, United StatesWork Schedule:8 AM - 5 PM, Monday to Friday, 40 hours/week. Responsibilities:Generate valid and accurate EMC test results in accordance with standards. Follow work instructions for all EMC tests. Perform verification on test instruments to ensure acc Test Engineer, Engineer, Wire ...
-
GPU Modeling Architect
2 weeks ago
Advanced Micro Devices , Inc. Santa Clara, United StatesWHAT YOU DO AT AMD CHANGES EVERYTHING · We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the ...
-
Sr. Analog Design Engineer
1 week ago
Omni Vision Inc Santa Clara, United States· •Design of new global shutter CMOS Image Sensor (CIS) to further improve its performance in terms of temporal noise, fixed pattern noise, non-uniformity. · •Circuit simulation using Spectre, BDA AFS. Perform DC, AC, transient, transient noise, and Monte-Carlo simulations. · ...
-
Infobahn SoftWorld Inc Santa Clara, United StatesJob Description · Job DescriptionWe have an immediate opportunity with one of our direct clients. Please find the job description below and share the below details for submittal: · Updated Resume · Best contact number: · Email id: · Work Authorization: · Hourly Payrate expected ( ...
-
Analog IC Design Engineer, Senior Staff
1 week ago
Marvell Technology Santa Clara, United StatesAnalog IC Design Engineer, Senior Staff page is loaded · Analog IC Design Engineer, Senior Staff · Apply · locations · Santa Clara, CA · time type · Full time · posted on · Posted 11 Days Ago · job requisition id · About Marvell · Marvell's semiconductor solutions are t ...
-
Senior Strategic Account Manager
1 week ago
NI (National Instruments) Santa Clara, United StatesSenior Strategic Account Manager – Semiconductor Strategic Accounts - Bay Area · As an NI · Strategic Account Manager (AM), · you will be responsible for the business between NI and our largest strategic semiconductor and consumer customers in Northern California. This assignme ...
-
Senior Strategic Account Manager
2 weeks ago
National Instruments Santa Clara, United StatesJob Description · Senior Strategic Account Manager - Semiconductor Strategic Accounts - Bay Area · As an NI Strategic Account Manager (AM), you will be responsible for the business between NI and our largest strategic semiconductor and consumer customers in Northern California. ...
-
Senior Strategic Account Manager
1 week ago
National Instruments Santa Clara, United StatesJob DescriptionSenior Strategic Account Manager - Semiconductor Strategic Accounts - Bay Area As an NI Strategic Account Manager (AM), you will be responsible for the business between NI and our largest strategic semiconductor and consumer customers in Northern California. This a ...
-
Senior Design Verification Engineer
2 days ago
QuEST Global Santa Clara, United StatesSenior Design Verification EngineerSanta Clara CA · Experience Level: 7-15 years. · JOB DESCRIPTION 1Knowledge of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.Strong HVL (UVM or SystemVerilog with OVM), C/C++, ...
-
Staff Analog Design Engineer
2 weeks ago
Omni Vision Inc Santa Clara, United StatesHigh quality analog circuit design for image sensor, using Cadence Virtuoso; · Circuit simulation using Spectre, Smartspice, BDA AFS. Performance DC, AC, transient, transient noise, and Monte-Carlo simulations; · High quality sensor column readout layout design which is critica ...
DSP, System Architect- AMS Engineering - Santa Clara, United States - Celestial AI
![Default job background](https://contents.bebee.com/public/img/bg-user-ex-1.jpg)
Description
About Celestial AIAs the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, enabling tens of Terabytes of memory capacity at full HBM bandwidths with low tens of nanoseconds of latency and extremely low power. The Photonic Fabric based Compute Fabric enables Terabyte class bandwidth between compute nodes at low latency and power. Photonic Fabric delivers a transformative leap in AI system performance, ten years more advanced than existing technologies.
Job Description:
In this role you will drive the innovative DSP System Architecture for high-speed analog Serdes (low-power, high-performance AMS solutions customized for AI application).
ESSENTIAL DUTIES AND RESPONSIBILITIES:
For California location:
As an early startup experiencing explosive growth, we offer an extremely attractive total compensation package, inclusive of competitive base salary and a generous grant of our valuable early-stage equity. The target base salary for this role is approximately $175, $225, The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.
We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.
Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.
#LI-Onsite