-
FPGA Verification Engineer
3 weeks ago
Engtal Inc New York, United StatesJoin our innovative high-frequency trading (HFT) company where cutting-edge technology meets financial markets. We specialize in algorithmic trading, executing trades with lightning speed and precision. As an FPGA Verification Engineer, you will play a crucial role in ensuring th ...
-
Design Verification Engineer
3 weeks ago
Fidelis Companies New York, United StatesPrincipal ASIC/SoC Verification Engineer · Role Overview · As a Principal ASIC/SoC Verification Engineer you'll play a pivotal role in verifying IP for ASIC products, including custom AI chips. This position demands expertise in IP and subsystem verification, particularly in Ser ...
-
Design Verification Engineer
3 weeks ago
Oho Group Ltd New York, United StatesCome aboard a pioneering hardware startup in Silicon Valley as a Silicon Verification Engineer. Our mission is to revolutionize silicon by crafting Risc-V based computing platforms set to redefine the industry. Here, you'll collaborate with some of the globe's most talented and d ...
-
ASIC Verification Engineer
2 weeks ago
Engtal Inc New York, United StatesJoin our innovative high-frequency trading (HFT) company where cutting-edge technology meets financial markets. We specialize in algorithmic trading, executing trades with lightning speed and precision. As an ASIC Verification Engineer, you will play a crucial role in ensuring th ...
-
Design Verification Engineer
3 weeks ago
Mastech Digital New York, United StatesJob Description · Role Overview · Current state of the art testbench development such as UVM methodology · Experience in design verification with UVM and System Verilog is a MUST · As a Design Verification Engineer, you will contribute to the functional verification of GPU Subsys ...
-
Design Verification Engineer
3 weeks ago
Intelliswift Software Inc New York, United StatesRole: Hardware Engineer IV (Design Verification Engineer IV) · Location: Redmond, WA · Job Term: 12 months contract with possibility of extension (on W2) · Must-Have Skills: · Proven experience in designing verification test requirements within consumer electronic devices · Pyth ...
-
System Verification Engineer
3 weeks ago
Dyson New York, United StatesAbout the Role The System Verification team tests the integrated electronics and software of the products. The degree of sophistication and complexity varies from product to product, with different technologies and features. This variety of test needs requires creative verificati ...
-
Design Verification Engineer
3 weeks ago
Correct Designs New York, United StatesDesign Verification Engineer · Looking for new challenges? Would you like the variety of a contract position along with long term stability and benefits? Correct Designs can give it all to you. · Correct Designs is currently seeking talented Verification Engineers with prior Sy ...
-
Design Verification Engineer
3 weeks ago
Apple New York, United StatesSaint Albans · , · Hertfordshire · , · United Kingdom · Do your life's best work here - with the whole world watching .Join a rapidly growing team at our UK GPU design centre.At Apple, new ideas and complex challenges have a way of becoming phenomenal products, services, and ...
-
FPGA Verification Engineer
2 weeks ago
Engtal Inc New York, United StatesJoin our innovative high-frequency trading (HFT) company where cutting-edge technology meets financial markets. We specialize in algorithmic trading, executing trades with lightning speed and precision. As an FPGA Verification Engineer, you will play a crucial role in ensuring th ...
-
FPGA Verification Engineer
3 weeks ago
Fourier Ltd New York, United StatesAn exciting opportunity for a FPGA Verification Engineer to join the hardware team at a world leading quantitative trading firm. Your contributions will be critical to the operation of their real-time, ultra-low latency trading systems and will provide you with the opportunity to ...
-
Design Verification Engineer
2 weeks ago
Mastech Digital New York, United StatesJob Description · Role Overview · Current state of the art testbench development such as UVM methodology · Experience in design verification with UVM and System Verilog is a MUST · As a Design Verification Engineer, you will contribute to the functional verification of GPU Su ...
-
Mechanical Verification Engineer
3 weeks ago
Dyson New York, United StatesAbout usDyson is a global technology enterprise. We solve problems others choose to ignore, with surprising new inventions that defy convention and simply work better. We're driven by progress and thrive on the challenge of relentless improvement. We're growing fast and our ambit ...
-
Robotic Verification Engineer
3 weeks ago
Combi Packaging Systems LLC New York, United StatesHere at Combi we are looking to add members to our Engineering team If you're looking for that next step in your career, check out our latest opening · Summary: · Responsible for the simulation and verification of all robotic systems presale and post-sale by performing the foll ...
-
Design Verification Engineer
3 weeks ago
PRI Global New York, United StatesVendor shall perform development work for Meta Reality Labs Research hardware projects, including: · Create Manufacturing Test plan for program builds. · Collaborate with the research hardware team and external CM/JDM vendors to create a test plan, which sets design verification ...
-
Design Verification Engineer
3 weeks ago
Synapse Design New York, United StatesKey responsibilities: · 5+ years of working experience in Design verification. · Pre-Silicon IP validator for USB IP · The works involved subsystem-level verification. · Knowledge in test plan writing, writing tests in UVM and System Verilog, · Able to debug RTL issues, coverage ...
-
Service Engineer Verification
3 weeks ago
Veridos GmbH New York, United StatesFor our Service & Maintenance department, we are looking for a · at the Munich or Berlin location. · Second level support for Verification solutions: · Remote and on-site corrective maintenance (Incident Management HW and SW) · Close cooperation with HelpDesk, IT HW and SW Suppor ...
-
Senior Design Verification Engineer
3 weeks ago
Insight Global New York, United StatesThe position involves deploying UVM/C based Testbenches for multi-core, multi-threaded processor-based chips with emphasis on Power/Performance KPIs sign-off along with quality functional verification. The candidate should have worked on architecture of chip-level testbenches and ...
-
MTS Design Verification Engineer
3 weeks ago
Acceler8 Talent New York, United StatesAcceler8 Talent has joined forces with a well-supported data center acceleration company that is actively searching for a driven Design Verification Engineer · This company is deeply committed to developing a novel interconnect architecture aimed at resolving congestion challeng ...
-
Senior Design Verification Engineer
3 weeks ago
DAC Search Inc New York, United StatesDAC Search Inc/Richard Goldstein specializes in Recruiting Services for Semiconductor, EDA, and Artificial Intelligence (AI) Chip companies, primarily startups · (Feel free to see my webpage at ) · My current client is in Stealth Mode and can be described as "Developing Foundati ...
Design Verification Engineer - New York, United States - Zenex Partners
Description
Position Title:
Design Verification Engineer (GPU Subsystems)
Department:
Technical
Location:
Austin, Texas Metropolitan Area
Position Type:
Extendable contact for 12 month
Role type :
W2, C2C and 1099
Description:
As a Design Verification Engineer, you will play a pivotal role in ensuring the functional verification of GPU Subsystems, including Shader, Texture, and Memory Systems.
This role involves triaging regression failures, debugging functional errors in RTL models, and maintaining efficient regression status.You will contribute to the development of Scalable SystemVerilog/UVM test benches and collaborate closely with Architects and RTL designers to ensure comprehensive verification coverage.
Responsibilities:
Triage regression failures and implement necessary testbench updates.
Debug functional errors in RTL models using simulation and debug tools.
Maintain efficient and clean regression status.
Develop Scalable SystemVerilog/UVM testbenches for unit and/or Cluster level verification.
Review Architecture and Micro-Architecture specifications.
Work closely with Architects and RTL designers.
Define, maintain, and execute unit and/or Cluster level verification test plans.
Generate and execute test cases on logic simulation models.
Code Functional coverage models and System Verilog assertions.
Drive Functional Coverage and Code coverage to closure.
Integrate C++ reference models into Scoreboards.
Requirements:
5-15 years of industry experience in a design verification role.
Proficiency in System Verilog/UVM/OVM, OOP/C++.
Knowledge of GPU, and experience with Shader, Texture, or Memory Systems a plus.
Experience with code coverage and functional coverage-driven verification methodology.
Experience in creating, running, and debugging SystemVerilog/UVM constraint-random Testbenches.
Excellent working knowledge of scripting languages such as Python or Perl.
Understanding of micro-architecture, logic design, FSMs, and arithmetic datapath pipelines.
Strong functional verification experience including Test planning, Testbench Architecture, and Test/Coverage Model/Assertion Development.
Strong debugging skills.
Strong programming skills with a good understanding of algorithms and data structures.
Good verbal and written communication skills.
Additional
Requirements:
Familiarity with current state-of-the-art testbench development such as UVM methodology.
Experience in design verification with UVM and SystemVerilog is a MUST.
Hybrid onsite presence is required 3 times per week.
Intrested candidates can directly call me @