Principal Engineer, Device Modeling - San Jose, CA

Only for registered members San Jose, CA, United States

2 weeks ago

Default job background
+

Job summary

We are looking for experienced technologists who will independently research and explore future logic technology paths, capabilities, and applications through design/system-technology optimization.

+

Responsibilities

  • Develop and analyze new CMOS and beyond-CMOS device architectures, including the required materials and integrations schemes.
  • Develop internal benchmarking capability based on available data, modeling, and/or learnings from multiple sources, and create assessments to share with internal R&D team.

Lorem ipsum dolor sit amet
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.

Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.

Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Get full access

Access all high-level positions and get the job of your dreams.



Similar jobs

  • Only for registered members San Jose, California, United States

    We are looking for experienced technologists who will independently research and explore future logic technology paths capabilities and applications through design/system-technology optimization. · The candidate will be a key technical member of the Logic Pathfinding Lab part of ...

  • Only for registered members San Jose $219,000 - $351,000 (USD)

    We are seeking a Principal Engineer with expertise in device modeling to research and explore future logic technology paths capabilities and applications. · ...

  • Only for registered members San Jose, California, United States

    We are looking for experienced technologists who will independently research and explore future logic technology paths, · capabilities, and applications through design/system-technology optimization. · We believe innovation · & growth are driven by an inclusive culture and a dive ...

  • Only for registered members San Jose Full time $219,000 - $351,000 (USD)

    + Develop and analyze new CMOS and beyond-CMOS device architectures · + Develop internal benchmarking capability based on available data · + Conceptualize design assess new CMOS device architectures+ · Preferred skills include experience in developing new CMOS device architecture ...

  • Only for registered members San Jose, CA

    We are looking for experienced technologists who will independently research and explore future logic technology paths capabilities and applications through design/system-technology optimization. · The candidate will be a key technical member of the Logic Pathfinding Lab part of ...

  • Only for registered members US, California, Santa Clara

    Intel is shaping the future of technology to help create a better future for everyone. As a semiconductor device modeling engineer at Intel, you will be playing a key role in supporting compact modeling activities for Intel's new technologies. · ...

  • Only for registered members Santa Clara

    Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. · ...

  • Only for registered members Santa Clara

    Lensa is a career site that helps job seekers find great jobs in the US. We are not a staffing firm or agency. · We partner with DirectEmployers to promote this job for Intel. · About the team and organization: · DTP is a key pillar in enabling Intel to deliver design, developmen ...

  • Only for registered members Santa Clara, CA

    We are working on exciting projects, connecting materials to systems, to drive new innovations that enable a wide range of advanced Logic-Memory devices and technologies, and associated material and processes interactions. · Master's or Ph.D. in Electrical Engineering, Materials ...

  • Only for registered members US, California, Santa Clara

    We are shaping the future of technology to help create a better future for the entire world. · ...

  • Only for registered members Santa Clara, CA

    We are shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use te ...

  • Only for registered members San Jose $120,000 - $192,000 (USD)

    The role consists in modeling and simulation of piezoelectric resonators and filters with an emphasis on the finite element method. · Comsol · Matlab · Familiarity with basic acoustic resonator device physics · ...

  • Only for registered members San Jose Full time $120,000 - $192,000 (USD)

    The role consists in modeling and simulation of piezoelectric resonators and filters, with an emphasis on the finite element method. · Specifically, the employee will work within the R&D modeling team to help develop and run in-house FEM models.,Comsol and multi-physics FEA metho ...

  • Only for registered members Sunnyvale

    We are developing the future of Wearables and Mixed Reality products. This team focuses on developing display and optics technologies for Meta products. · Lead cross-functional teams in the design, development, and implementation of cutting-edge optical solutions. · Identify, inc ...

  • Only for registered members Sunnyvale, CA

    +We are developing the future of Wearables and Mixed Reality products. This team focuses on developing display and optics technologies for Meta products, creating see-through display systems that seamlessly blend the real and virtual realms. · Lead cross-functional teams in the d ...

  • Only for registered members San Jose

    We are looking for a Senior MLOps Engineer to own and build the end-to-end machine learning lifecycle, · with a special focus on secure, reliable deployment to edge devices.You will design our data-labeling feedback loops, · build the CI/CD pipelines that convert and deploy model ...

  • Only for registered members San Jose, CA

    Ayar Labs is harnessing silicon photonics to revolutionize AI compute hardware system modeling team seeks motivated interns to develop mixed signal modeling methodologies. · Refine device/subsystem models and analyze their impact to system performance · Develop mixed signal model ...

  • Only for registered members San Jose, CA

    We seek top-tier engineers to join our global team. · The MEMS Design Engineer will take MEMS devices from sensor architecture to mass production. · ...

  • Only for registered members San Jose, CA

    The MEMS Design Engineer will take MEMS devices from sensor architecture to mass production. · ...

  • Only for registered members San Jose $170,775 - $256,163 (USD)

    We're looking for a Principal level ML/AI Audio & Acoustics Engineer to build ultra low-latency audio and speech enhancement models for next-generation ANC hearables. · You'll work with ML, acoustics, and DSP experts to advance audio capture, hearing enhancement, · and real-world ...