Jobs
>
Santa Clara

    Physical Design Engineer - Santa Clara, United States - Marvell Semiconductor

    Default job background
    Description

    About Marvell

    Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

    At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

    Your Team, Your Impact

    Built on decades of expertise and execution, Marvell's custom Processor/ASIC solution offers a differentiated approach with a best-in-class portfolio of data infrastructure intellectual property (IP) and a wide array of flexible business models. In this unique role, you'll have the opportunity to work on both the physical design and methodology for future designs of our next-generation, high-performance chips.

    Our vision is to enable Compute & Storage solutions for AI, data center, and communication infrastructure.

    What You Can Expect

    In this hybrid role based in Santa Clara, you will work with a global team on both the physical design of complex chips as well as the methodology to enable an efficient and robust design process. Every day, you'll be working hands-on to triage workflows, whether you're running RTL code through synthesis and place and route (PnR) tools to create the physical view of the chip, analyzing performance by running timing analysis, verifying a robust power grid by performing EMIR analysis, especially on complex IP such as DDR, PCIe, etc.

    • You will work closely with top level PD engineer, timing engineer, DFT engineer, and RTL designers.
    • There are many sign-off checks that need to happen to verify that the database is ready to move on to the next level, and it's your responsibility to review completed runs for errors or create optimizations from successful runs.
    • There are opportunities for potential customer interfacing.

    What We're Looking For

    Bachelor's degree in Computer Science, Electrical Engineering or related fields and 3+ years of related professional experience. OR Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 2+ years of experience.

    • Candidate should have good knowledge on PnR and have handled complex blocks using latest technology nodes like 7nm, 5nm, 3nm.
    • Should have exposure in multiple tool usage across Cadence/Synopsys platforms, especially Innovus
    • Knowledge of static timing analysis and synthesis
    • Skilled knowledge on scripting language i.e. Python, Tcl, Perl
    • Effective communication, verbal, and written skills
    • Partition-level / multi-hierarchy experience is a plus

    #LI-TM1

    Expected Base Pay Range (USD)

    100, ,000, $ per annum

    The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

    Additional Compensation and Benefit Elements

    At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process. This role is eligible for our hybrid work model in which you will be able to split time between working from home and on-site in a Marvell office.

    All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

    Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at



  • Dawar Consulting, Inc. Milpitas, United States

    Our client, a world leader in the semiconductor industry, is looking for a "Mechanical Design Engineer 4". · Job Title: Mechanical Design Engineer 4 · Shift Hours: 9 AM- 5 PM · Job Duration: Long-term Contract on W2 (Onsite) · Location: Milpitas, CA · Company Benefits: · Health ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior ASIC Design Engineer page is loaded Senior ASIC Design Engineer · Apply locations US, CA, Santa Clara time type Full time posted on Posted 5 Days Ago job requisition id JR NVIDIA is seeking an outstanding Senior ASIC Design Engineer to design and implement the world's lea ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...

  • Midas Consulting

    Design Engineer

    1 week ago


    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: Professional Experience 5-6 Years · Create concepts and DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowledge ...

  • Midas Consulting

    Design Engineer

    6 days ago


    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: · Professional Experience 5-6 Years · Create concepts and · DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowled ...


  • CYNET SYSTEMS Santa Clara, CA, United States

    Job Description: · Pay Range $50.64hr - $75.92hr · Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff. · Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automatin ...


  • General Atomics and Affiliated Companies Livermore, United States

    General Atomics (GA), and its affiliated companies, is one of the world's leading resources for high-technology systems development ranging from the nuclear fuel cycle to remotely piloted aircraft, airborne sensors, and advanced electric, electronic, wireless and laser technologi ...


  • Intel Corporation Santa Clara, CA, United States

    Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. Join us, because at Intel, we are building a better tomorrow. Intel NEX Cloud ...

  • Infobahn Softworld Inc

    Design Engineer

    5 days ago


    Infobahn Softworld Inc San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of ...

  • Innogrit

    Design Engineer

    2 weeks ago


    Innogrit San Jose, United States

    Job Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...

  • Broadcom Corporation

    Design Engineer

    3 days ago


    Broadcom Corporation San Jose, United States

    Broadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our groups mission is to provide an advanced timing sign-off flow to Broadcoms chip teams with the goal to achieve be Design Engineer, Development, E ...


  • Intellectt Inc Santa Clara, United States

    Job Description & Skill Requirement: · 5- 10yrs Exp range engineers Required · Port schematics from the previous project · Run pre-layout simulations and implement ECOs to meet design targets · Prepare and present Pre-Layout Design Review · Guide layout engineer to implement the ...

  • BKF Engineers

    Design Engineer

    2 days ago


    BKF Engineers San Jose, United States

    · We are hiring a Design Engineer to work out of our San Jose office · We are looking for an individual who can apply standard engineering techniques, procedures, and criteria using their education, experience and judgment. You will provide assistance to the Project Engineers a ...

  • Infobahn Softworld

    Design Engineer

    8 hours ago


    Infobahn Softworld San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of des ...


  • USA Tech Recruitment San Jose, CA, United States

    Are you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? · At European Recruitment we are working alongside a widely successful ...


  • Cepton Technologies San Jose, CA, United States

    Cepton (Nasdaq: CPTN), a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and p ...

  • TekWissen ®

    RTL Design Engineer

    2 weeks ago


    TekWissen ® Santa Clara, United States

    Job Title: RTL Design Engineer - Senior · Work Location: Santa Clara, CA 95054 · Duration: 12 Months · Work Type: Contract · Job Type: Onsite · Pay Rate: $80 /Hourly/W2 · Overview: · TekWissen Group is a workforce management provider throughout the USA and many other countr ...

  • Micron Technology

    Design Engineer

    2 days ago


    Micron Technology San Jose, United States

    Our vision is to transform how the world uses information to enrich life for all. · Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and ...


  • Mirafra Technologies Santa Clara, United States

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. · On going needs additional 10 engineers in team. · Position detail: SOC verification · Experience level : 5-20 years · Architect block and full-chip verification environments using HVLs and constrained random ...

  • Infobahn

    RTL Design Engineer

    6 days ago


    Infobahn Santa Clara, United States

    We have an immediate opportunity with one of our direct clients. Please find the job description below and if you are interested, please forward your resume and share below details: · Best contact number: · Work Authorization: · Hourly Payrate expected (W2): · Month & Day of ...