- Enable new CPUs and compute technologies for Nutanix's core product stack
- Analyze and evaluate new processor and CPU platform technologies
- Develop software for monitoring and governing hardware platform and CPU functionality
- Apply and evaluate open source kernel patches and system utilities
- Execute hypervisor software bring-up work on simulators and prototype platforms
- Create tooling for CPU performance counters, memory bandwidth utilization, and more
- Ensure compatibility of Nutanix AHV hypervisor with industry standard server platforms
- Contribute to making the Nutanix software stack reliable and performant
- Bachelor's/Master's in Computer Science or a related field
- 2-10 years of experience in a product company
- Deep understanding of Intel/AMD x86 platform architecture
- Solid knowledge of operating systems internals and Linux OS
- Experience with Linux kernel and device drivers for I/O devices
- Familiarity with open-source support for hardware technologies
- Hands-on experience with virtualization technologies like VMware ESXi or KVM/QEMU
- Proficiency in programming languages such as C/C++, Python, or Go
-
Gpu Top Rtl Integration Lead
3 weeks ago
Samsung Electronics San Jose, United StatesPosition Summary · Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy - the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we ...
-
Ai Software Architect, Principal
2 weeks ago
d-Matrix Santa Clara, United StatesLocation · - Santa Clara, Ca · Type · - Full time · Department · - R&D - CTO & Architecture · Compensation · - IC6$180K - $300K - Offers Equity - Offers Bonus · - The pay range below is for all roles at this level across all US locations and functions. Individual pay rates depend ...
-
Principal Design Engineer
4 days ago
MIPS Technologies San Jose, United StatesWe are seeking an experienced Principal Design Engineer - Microarchitect. Responsible for leading and owning RTL development of one or more modules of a high-performance CPU core. Hands-on working knowledge of the pipeline stages of an in-order or out-of-order high-performance CP ...
-
ASIC Verification Engineer
3 weeks ago
European Recruitment San Jose, United StatesASIC Verification Engineer- System Verilog / UVM /RTL logic Design · We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team in ...
-
ASIC Verification Engineer- UVM
2 weeks ago
European Recruitment San Jose, United StatesASIC Verification Engineer- UVM / RISC-V / System Verilog · We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team in Californi ...
-
Design Verification Manager
4 days ago
MIPS Technologies San Jose, United StatesWe are seeking an experienced Design Verification Manager. This position requires extensive hands-on experience with CPU verification using industry-standard functional verification methodologies, formal verification, constrained random generators, and reference model-based check ...
-
Senior Staff Design Verification Engineer
4 days ago
MIPS Technologies San Jose, United StatesWe are seeking an experienced Senior Staff Verification Engineer. This position involves extensive hands-on experience with CPU verification using industry-standard functional verification methodologies, formal verification and constrained random generators, and reference model-b ...
-
Senior Staff Design Verification Engineer
3 weeks ago
MIPS Technologies San Jose, United StatesWe are seeking an experienced Senior Staff Verification Engineer. This position involves extensive hands-on experience with CPU verification using industry-standard functional verification methodologies, formal verification and constrained random generators, and reference model-b ...
-
Senior Staff Design Verification Engineer
3 weeks ago
MIPS Technologies San Jose, United StatesWe are seeking an experienced Senior Staff Verification Engineer. This position involves extensive hands-on experience with CPU verification using industry-standard functional verification methodologies, formal verification and constrained random generators, and reference model-b ...
-
ASIC Verification Engineer- UVM
1 week ago
European Recruitment San Jose, United StatesASIC Verification Engineer- · UVM / RISC-V / System Verilog · We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team in Califo ...
-
ASIC Verification Engineer
3 weeks ago
European Recruitment San Jose, United StatesASIC Verification Engineer- System Verilog / UVM /RTL logic Design · We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team in C ...
-
ASIC Verification Engineer
2 weeks ago
European Recruitment San Jose, United StatesASIC Verification Engineer- · System Verilog / UVM /RTL logic Design · We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team ...
-
ASIC Verification Engineer
4 weeks ago
European Recruitment San Jose, United StatesASIC Verification Engineer- · System Verilog / UVM · We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team in California. · ...
-
ASIC Verification Engineer- UVM
5 days ago
European Recruitment San Jose, United StatesASIC Verification Engineer- UVM / RISC-V / System Verilog · We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team in Californi ...
-
Principal Design Engineer
3 weeks ago
OPENEDGES Technology, Inc. San Jose, United StatesOPENEDGES develops AI edge computing semiconductor IPs, so that more people can enjoy AI technology closer. · Location: San Jose, CA, USA or Austin, TX, USA · Position: Principal Design Engineer · OPENEDGES is the world's only total memory system and AI platform IP solution co ...
-
ASIC Verification Engineer- UVM
1 week ago
European Recruitment San Jose, United StatesASIC Verification Engineer- UVM / RISC-V / System Verilog · We are partnered up with a well-established Semiconductor organisation who enable state of the art perception for autonomous vehicles who are looking for Senior ASIC Verification Engineer to join their team in Californi ...
-
Senior ASIC Design Engineer
6 days ago
Recogni San Jose, United StatesAbout Recogni: · Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different environments with the ability to quickly learn and then solve complex problems. Reco ...
-
Recogni San Jose, United StatesAbout Recogni: · Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different environments with the ability to quickly learn and then solve complex problems. Reco ...
-
Sr. Staff ASIC Design Engineer
4 days ago
Recogni San Jose, United StatesAbout Recogni: · Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different environments with the ability to quickly learn and then solve complex problems. Recog ...
-
Recogni San Jose, United StatesAbout Recogni: · Artificial intelligence (AI) is transforming our world. It can perform cognitive functions that previously only humans could do, such as perceiving interactions across different environments with the ability to quickly learn and then solve complex problems. Reco ...
Member of Technical Staff 3- CPU Enablement - San Jose, United States - Nutanix
Description
Hungry, Humble, Honest, with Heart.The Opportunity
Are you passionate about advanced compute and platform technologies, with strong technical acumen, excellent programming skills, and a deep interest in open-source and Linux? If so, Nutanix's CPU Enablement Engineer role might be an ideal fit for you. Join our pioneering Core Platform Software team within Platforms Engineering and be part of a dynamic, impactful team that encourages innovation and learning.
Engineering / R&D at Nutanix
This role would be a part of the Core Platform Software team within the Platforms Engineering department at Nutanix. The team focuses on enabling the latest CPUs and platform compute technologies, working closely with other engineering teams and collaborating on software layers across the stack. They are at the cutting edge of the latest CPU and platform technologies, engaging in technology analysis, early equipment access, and open-source software enablement for the latest technologies. The team is dynamic and impactful, encouraging innovation and learning, and plays a crucial role in building the foundation for hardware-accelerated cloud computing infrastructure.
Your Role
Meet Varinder Sogi - The hiring manager
Joined Nutanix Platforms Engineering group in 2014. Over the course of 10yrs at Nutanix he held several positions with increasing responsibilities. For the last couple of years he is leading the framework for hardware validation and test analysis, and he's extremely excited to lead the New CPU Enablement team. Looking for engineers with experience in x86 server and CPU Hardware technologies, test automation framework, and analysis.
How we work
We operate in a hybrid work environment, allowing for flexibility between working from the office and remotely. This approach provides a good balance for work-life integration and allows employees to work in a way that best suits their needs. Communication and collaboration tools are in place to ensure seamless connectivity amongst team members.
The pay range for this position at commencement of employment is expected to be between USD $ 116,800 and USD $ 234,000 per year. However, base pay offered may vary depending on multiple individualized factors, including market location, job-related knowledge, skills, and experience. The total compensation package for this position may also include other elements, including a sign-on bonus, restricted stock units, and discretionary awards in addition to a full range of medical, financial, and/or other benefits (including 401(k) eligibility and various paid time off benefits, such as vacation, sick time, and parental leave), dependent on the position offered. Details of participation in these benefit plans will be provided if an employee receives an offer of employment.
If hired, employee will be in an "at-will position" and the Company reserves the right to modify base salary (as well as any other discretionary payment or compensation program) at any time, including for reasons related to individual performance, Company or individual department/team performance, and market factors. Our application deadline is 40 days from the date of posting. In good faith, the posting may be removed prior to this date if the position is filled or extended in good faith.
Member of Technical Staff 3- CPU Enablement professionals in San Jose
-
Michele Free
Event Producer
-
Satyaraj Pantham
Senior Oracle BRM Functional Architect
-
Irina Max
Principal Lead Data Scientist/Manager