- Own the silicon from architecture definition through RTL, physical design, tapeout, bring-up, and production.
- Be accountable for the chip meeting performance, power, area, quality, cost, and schedule targets.
- Serve as the final technical escalation point for all chip-level issues.
- Define and review the top-level SoC architecture, including block partitioning, interconnects, clocks/resets, power domains, and interfaces.
- Drive key architectural and microarchitectural tradeoffs and ensure alignment with system-level requirements.
- Ensure robustness, testability, and manufacturability are built into the design from the start.
- Actively review RTL, verification plans, physical design closure, DFT, and test strategy.
- Challenge assumptions and drive simplification where possible.
- Hold a high bar for design quality, correctness, and clarity.
- Drive technical readiness for tapeout, including:
- RTL and verification completeness
- Timing, power, and physical closure
- Risk identification and mitigation
- Make clear go/no-go calls and tradeoff decisions when necessary.
- Lead post-silicon bring-up and debug, working closely with firmware, software, and validation teams.
- Drive rapid learning on first silicon and lead root-cause analysis for issues.
- Partner with manufacturing and test teams on yield, reliability, and production ramp.
- Own the transition from first silicon to stable, high-volume production.
- Work directly with foundries, OSATs, and IP vendors on technical execution.
- Collaborate closely with system, board, and product teams to ensure silicon success.
- Communicate technical status, risks, and decisions clearly to leadership.
- 10+ years of semiconductor design experience.
- Proven experience shipping at least one complex SoC or ASIC into production.
- Strong technical depth across the full silicon lifecycle, including:
- SoC architecture and microarchitecture
- RTL design and verification
- Physical design, timing, power, and closure
- DFT, test, yield, and reliability
- Post-silicon bring-up and debug
- Ability to dive deep into details while maintaining chip-level perspective.
- Strong technical judgment and ownership mindset.
- Prior experience as a Chip Lead, SoC Lead, or senior technical lead at a top-tier semiconductor company.
- Experience with high performance compute, AI accelerators, or large-scale SoCs.
- Experience with advanced nodes and/or advanced packaging.
- Familiarity with CoWoS or other 2.5D/3D packaging technologies.
- Medical, dental, and vision packages with generous premium coverage
- $500 per month credit for waiving medical benefits
- Housing subsidy of $2k per month for those living within walking distance of the office
- Relocation support for those moving to San Jose (Santana Row)
- Various wellness benefits covering fitness, mental health, and more
- Daily lunch + dinner in our office
-
We are looking for a Chip Lead to take full technical ownership of our next silicon program from architecture through production.About Etched: · Etched is building the world's first AI inference system purpose built for transformers...This role is for a senior, hands-on leader w ...
San Jose, CA1 month ago
-
++We are looking for a Chip Lead to take full technical ownership of our next silicon program from architecture through production. · ...
San Jose1 month ago
-
About Etched · Etched is building the world's first AI inference system purpose built for transformers, delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like r ...
San Jose4 days ago
-
We are looking for a Chip Lead to take full technical ownership of our next silicon program from architecture through production. · This role is for a senior, hands-on leader who has shipped complex chips and is comfortable being the final technical authority on key decisions. · ...
San Jose1 month ago
-
Broadcom is seeking a highly experienced and accomplished Principal ASIC Chip Lead to lead the development of cutting-edge System-on-Chip (SoC) solutions. · ...
San Jose $163,800 - $262,000 (USD)2 weeks ago
-
· Principal Power IC Chip Lead · Expand your design expertise in high-performance power management solutions on cutting edge FinFet processes and break free from repetitive designs and older processes limitations. Empower Semiconductor, a Silicon Valley innovator driving the AI ...
San Jose, CA,1 week ago
-
About the Role · We are looking for a highly experienced Photonics Chip Lead to take ownership of the design and delivery of advanced Photonic Integrated Circuits (PICs) for next-generation optical networking solutions. This role requires deep technical expertise in Silicon Photo ...
Santa Clara $195,000 - $235,000 (USD) Full time2 days ago
-
About SciSci:An accelerated computing chip design company with a novel architecture for the world{ extquoteright}s first fast and errorless AI chip. It efficiently performs exact arithmetic without any rounding error or approximation. · ...
San Francisco Bay Area1 month ago
-
+ Job summary · Be part of a team that pushes boundaries developing custom silicon solutions that power the future of Google's direct-to-consumer products.You'll contribute to the innovation behind products loved by millions worldwide. · +Drive the execution of the chip working w ...
Mountain View $227,000 - $320,000 (USD)1 month ago
-
Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate training and inference for large-scale AI models. · Strong hands-on experience with RTL design and micro-architecture · , Proven experience with full-chip integration and timing c ...
Saratoga $250,000 - $280,000 (USD)1 month ago
-
+We are seeking a hands-on ASIC Chip Design Lead to own chip design execution from micro-architecture through full-chip integration and timing signoff. · ...
Saratoga, CA1 month ago
-
'About Eridu · Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate training and inference for large-scale AI models. Today''s AI performance is frequently limited by system-level bottlenecks. Eridu AI delivers multiple industry-fir ...
Saratoga, CA1 month ago
-
We are seeking a hands-on ASIC Chip Design Lead to own chip design execution from micro-architecture through full-chip integration and timing signoff. · Write, review, and debug production-quality RTL in Verilog/SystemVerilogMade timing-, area-, and power-aware design decisions a ...
Saratoga Full time1 month ago
-
Position Overview · We are seeking a hands-on ASIC Chip Design Lead to own chip design execution from micro-architecture through full-chip integration and timing signoff. This role sits between senior individual contributor and technical lead: you will personally drive RTL and mi ...
Saratoga, CA1 week ago
-
Qualifications · Strong hands-on experience with RTL design and micro-architecture · Proven experience with full-chip integration and timing closure · Led at least one full-chip tape-out within the last 3 years, with direct responsibility for design signoff and PD handoff · Deep ...
Saratoga2 days ago
-
Qualifications · Strong hands-on experience with RTL design and micro-architecture · Proven experience with full-chip integration and timing closure · Led at least one full-chip tape-out within the last 3 years, with direct responsibility for design signoff and PD handoff · Deep ...
Saratoga, CA2 days ago
-
In this role you'll work to shape the future of AI/ML hardware acceleration you will have an opportunity to drive cutting-edge TPU technology that powers Google's most demanding AI/ML applications Responsibilities Lead the exploration of new technologies manage silicon bring-up a ...
Sunnyvale, CA1 month ago
-
Job summary · Shape the future of AI/ML hardware acceleration as a Silicon Engineering Lead in Google's Cloud team. Drive cutting-edge TPU technology and contribute to innovative products that power Google's most demanding AI/ML applications. · ...
Sunnyvale $183,000 - $271,000 (USD)1 month ago
-
In this role you'll work to shape the future of AI/ML hardware acceleration. · You will have an opportunity to drive cutting-edge TPU technology that powers Google's most demanding AI/ML applications. · You are part of a team that pushes boundaries developing custom silicon solut ...
Sunnyvale, CA1 month ago
-
In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. · You'll be part of a team that pushes boundaries, deve ...
Sunnyvale $183,000 - $271,000 (USD)1 month ago
- Work in company
A leading chip and silicon IP provider is seeking an ATE Principal New Product Introduction Engineer
Only for registered members
A leading chip and silicon IP provider is seeking an ATE Principal New Product Introduction Engineer (DDR4/5) to join our Operations team in San Jose. In this role, you will be working with some of the brightest inventors and engineers in the world developing products that make d ...
San Jose $120,000 - $180,000 (USD) per year5 days ago
Chip Lead - San Jose - ETCHED LLC
Description
About EtchedEtched is building the world's first AI inference system purpose built for transformers, delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs, like real-time video generation models and extremely deep & parallel chain-of-thought reasoning agents. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.
Job Summary
We are looking for a Chip Lead to take full technical ownership of our next silicon program from architecture through production. This role is for a senior, hands-on leader who has shipped complex chips and is comfortable being the final technical authority on key decisions.
You will act as the single threaded owner of the chip, setting technical direction, reviewing designs in detail, and driving the organization to a successful tapeout, bring-up, and production ramp.
Key Responsibilities
Own the Chip End-to-End
Etched believes in the Bitter Lesson. We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.
-
Chip Lead
Only for registered members San Jose, CA
-
Chip Lead
Only for registered members San Jose
-
Chip Lead
Only for registered members San Jose
-
Chip Lead
Only for registered members San Jose
-
ASIC Chip Lead
Only for registered members San Jose
-
Principal Power IC Chip Lead
Only for registered members San Jose, CA,
-
Photonics Chip Lead Engineer
Full time Only for registered members Santa Clara
-
Chip Design Lead
Only for registered members San Francisco Bay Area
-
Chip Lead, Silicon
Only for registered members Mountain View
-
ASIC Chip Design Lead
Only for registered members Saratoga
-
ASIC Chip Design Lead
Only for registered members Saratoga, CA
-
ASIC Chip Design Lead
Only for registered members Saratoga, CA
-
ASIC Chip Design Lead
Full time Only for registered members Saratoga
-
ASIC Chip Design Lead
Only for registered members Saratoga, CA
-
ASIC Chip Design Lead
Only for registered members Saratoga
-
ASIC Chip Design Lead
Only for registered members Saratoga, CA
-
Test Chips Silicon Engineering Lead, Cloud
Only for registered members Sunnyvale, CA
-
Test Chips Silicon Engineering Lead, Cloud
Only for registered members Sunnyvale
-
Chip Package Signal and Power Integrity Lead Engineer
Only for registered members Sunnyvale, CA
-
Chip Package Signal and Power Integrity Lead Engineer
Only for registered members Sunnyvale
-
A leading chip and silicon IP provider is seeking an ATE Principal New Product Introduction Engineer
Only for registered members San Jose