Intern, Optical Link Architect - San Jose, CA
1 day ago

Job summary
Ayar Labs is harnessing silicon photonics to revolutionize the scaling of AI compute hardware. The Link Design and Architecture team ensures the robustness and performance of optical links that power our technology.We are looking for a motivated graduate intern to bridge the gap between large-scale data analysis and optical link models. In this role, you will analyze measurement data from our assembly process to break down sources of variation, specifically focusing on fiber-to-chip coupling efficiency. You will use these insights to improve our optical link budgets and simulation models.
- Analyze measurement data from our assembly process to break down sources of variation
- Improve our optical link budgets and simulation models
Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
A leading technology firm located in San Jose is seeking a High-Speed I/O Architect to define and design innovative interconnect architectures. · The successful candidate will have extensive experience with PCIe CXL and UA Link protocols along with the ability to collaborate effe ...
Principal High-Speed I/O Architect
16 hours ago
We are looking for a Principal High-Speed I/O Architect to define and design innovative on-chip interconnect architectures. · You will work across markets including mobile, automotive, datacenter, networking, and IoT. · Architect high-speed interconnect subsystems. · Define IP an ...
Principal High-Speed I/O Architect
3 weeks ago
The High-Speed I/O Architect defines and designs innovative on-chip interconnect architectures-coherent and non-coherent-for scalable SoC platforms. Collaborating with multi-functional teams, you'll shape the interconnect infrastructure that powers next-generation SoCs. · Archite ...
Principal High-Speed I/O Architect
1 month ago
We are looking for a Principal High-Speed I/O Architect to define and design innovative on-chip interconnect architectures. · You will work across markets including mobile, automotive, datacenter, networking, and IoT. · ...
Senior Analog Design Engineer
1 month ago
We are seeking PHY circuit/link-architect for our SERDES Technology Group which develops high-performance electrical and optical transceivers in advanced CMOS PDKs. · ...
Tech Dir Research Science
1 month ago
Rambus is seeking an exceptional Memory Architect Technical Director to join Rambus Labs in San Jose California Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer · The Memory Architect will jo ...
Tech Dir Research Science
1 day ago
Rambus, a premier chip and silicon IP provider, is seeking an exceptional Memory Architect Technical Director to join Rambus Labs in San Jose. The candidate will research architect memory subsystems for data centers and AI/ML applications. · ...
Senior Analog Design Engineer
1 month ago
We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, · while being direct, humble, · collaborative,and inclusive of diverse perspectives.The Role · Amd Serdes Technology Group develops high-performance electrical · and ...
Student Intern
2 weeks ago
We're looking for talented, driven students ready to collaborate on meaningful projects, learn from industry experts, and grow their skills in a supportive and innovative setting. · ...
SERDES Analog Design Engineer/ Architect
4 weeks ago
AMD is seeking a SerDes Analog Design Engineer/Architect to develop high-performance electrical and optical transceivers in advanced CMOS PDKs. · ...
SERDES Analog Design Engineer/ Architect
4 weeks ago
Join AMD as we shape the future of AI and beyond. · The ideal candidate will have a background in electrical/optical PHY circuit/logic design and micro-architecture. · ...
Sr Architect, Distributed Cloud
2 weeks ago
F5 Distributed Cloud is looking for a Sr Architect to lead the architectural vision and strategy across our entire distributed SaaS platform. · ...
Plumbing Designer
4 weeks ago
We are seeking a Plumbing Designer to join our integrated team of architects, engineers, · interior designers, landscape architects and master planners. · LPA is an award-winning firm with offices in California and Texas, · focused on creating forward-thinking, sustainable spaces ...
Senior System Application Engineer
3 days ago
We are seeking Senior System Application Engineer to join our dynamic team in San Jose. You will work in a fast-paced environment focused on validating next-generation high-speed modules. · Characterize TIA/EML/SiPho optical components. · Develop automation scripts for test execu ...
Sr Architect, Distributed Cloud
1 month ago
F5 Distributed Cloud is looking for a Sr Architect to lead the architectural vision strategy and execution across our entire distributed SaaS platform. · ...
Principal SW Engineer, MIPI (AI2466)
1 month ago
This position requires a full-time, on-site presence in our San Jose, CA office to architect and implement high-performance Linux kernel device drivers for image sensors and SerDes architectures. · Architect and implement high-performance Linux kernel device drivers for image sen ...
High Speed Analog Design Lead
2 weeks ago
Be part of AMD's analog/mixed signal IP design team responsible for the design and development of next generation IOs, high speed memory (LPDDRx, gDDRx, HBMx) and die-to-die Gbps proprietary PHY IP solutions. · ...
ASIC Architect
1 month ago
We are working on a CXL/PCIe-based chip for cloud computing applications. We're expanding our team and looking to add an ASIC Architect to our team. · We were founded in 2020 by a team of veterans in Silicon Valley, and our mission is to accelerate AI computing in data centers an ...
High Speed Analog Design Lead
1 month ago
The ideal candidate has experience leading others in technical settings and excellent communication skills. · ...
Principal Firmware Engineer
3 days ago
Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions. The company's custom connectivity solutions business complements its standards-based portfolio. · ...