Microarchitecture Lead – Custom HBM4e Base Die - San Jose, CA

Only for registered members San Jose, CA, United States

3 days ago

Default job background

Job summary

We are seeking a Microarchitecture Lead to define and deliver next-generation Custom HBM4e Base Die silicon enabling AI/HPC platforms.

This role owns micro-architecture, RTL execution, and silicon success for ultra-high bandwidth memory subsystems implemented on advanced nodes and integrated via 2.5D/3D packaging.
Lorem ipsum dolor sit amet
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.

Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.

Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Get full access

Access all high-level positions and get the job of your dreams.



Similar jobs

  • Only for registered members San Jose

    We are seeking a Microarchitecture Lead to define and deliver next-generation Custom HBM4e Base Die silicon enabling AI/HPC platforms.This role owns micro-architecture, RTL execution, and silicon success for ultra-high bandwidth memory subsystems implemented on advanced nodes and ...

  • Only for registered members San Jose

    Dice es la plataforma de carrera para expertos en tecnología a lo largo de sus carreras. Nuestro cliente está buscando un Ingeniero de Diseño Mecánico con experiencia en diseño EMS. · ...

  • Only for registered members San Jose

    Design and deliver next-generation chassis and cards aligned with system product requirements. · Conduct detailed 2D tolerance analysis for complex electro-mechanical assemblies using spreadsheets and/or 3D tolerance analysis tools such as CETol. · ...

  • Only for registered members San Jose

    We are seeking an experienced Senior Mechanical Design Engineer to join our team. The successful candidate will have a strong background in mechanical engineering and design experience with EMS products. · ...

  • Only for registered members San Jose

    We are seeking a Senior Mechanical Design Engineer to design and deliver next-generation chassis and cards aligned with system product requirements. · Design and deliver next-generation chassis and cards aligned with system product requirements. · Conduct detailed 2D tolerance an ...

  • Only for registered members San Jose

    We are seeking a highly experienced Senior Mechanical Design Engineer to lead the design and development of next-generation chassis and card-level mechanical solutions for compute and networking products. · Bachelor's degree in Mechanical Engineering or equivalent8–12 years of EM ...

  • Only for registered members San Jose, CA

    We are seeking a highly experienced Senior Mechanical Design Engineer to lead the design and development of next-generation chassis and card-level mechanical solutions for compute and networking products. · Design and deliver next-generation chassis and card-level mechanical solu ...

  • Only for registered members San Jose, CA

    We offer all that and more at Microchip Technology Inc. · People come to work at Microchip because we help design the technology that runs the world. · The team is challenged and driven by an incredible array of products and solutions with unlimited career potential. · ...

  • Only for registered members San Jose, California, US

    Join Cisco's Silicon Operations Team SiOPs and take a pivotal role in shaping the supply chain for our revolutionary Cisco Silicon One products. · ...

  • Only for registered members San Jose, CA

    We are seeking a Senior Principal Physical Design Engineer to lead and innovate in the physical implementation of our next-generation AI connectivity silicon.Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions. · ...

  • Only for registered members San Jose $237,500 - $250,000 (USD)

    Astera Labs provides rack-scale AI infrastructure through purpose-built connectivity solutions. · We are seeking a Senior Principal Physical Design Engineer to lead and innovate in the physical implementation of our next-generation AI connectivity silicon. · ...

  • Only for registered members San Jose, CA

    This team is focused on next-generation HSIO (High-Speed I/O) design for Samsung's AI production platforms.We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. · ...

  • Only for registered members San Jose

    Samsung Semiconductor is looking for a Principal High Speed I/O Digital Design Engineer to advance the world's technology together. · ...

  • Only for registered members San Jose, CA

    Lead and innovate in the physical implementation of our next-generation AI connectivity silicon. · Lead and drive IP/macro block-level physical implementation from RTL to GDSII, · ...

  • Only for registered members San Jose, California, United States

    We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. · ...

  • Only for registered members San Jose, CA

    Astera Labs seeks an IC Packaging Technologist to develop high-performance IC package solutions. · ...

  • Only for registered members San Jose $163,000 - $253,000 (USD)

    We are looking for team members who share our commitment to learning and growth and excel when collaborating within and across teams.As a leader in Memory System LSI and LCD technologies our US teams contribute to breakthroughs in 5G SOC memory and display. · ...

  • Only for registered members San Jose, CA

    Astera Labs busca un IC Packaging Technologist experimentado para liderar e innovar en el desarrollo de soluciones de paquetes avanzados. · ...

  • Only for registered members San Jose Full time $163,000 - $253,000 (USD)

    This team is focused on next-generation HSIO (High-Speed I/O) design for Samsung's AI production platforms. · BS degree with 10+ years, MS degree with 8+ years, or PhD with 5+ years of experience in High-Speed I/O design · ...

  • Only for registered members San Jose $219,000 - $351,000 (USD)

    We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities. · Samsung Semiconductor I ...