Design Verification Engineer - Austin, United States - eTeam

    eTeam
    eTeam Austin, United States

    2 weeks ago

    eTeam background
    Description

    Job Title: RTL Design and Verification

    Job Duration: 6+ Months

    Job Location: Austin, TX(Hybrid)

    Job Description:

    The hire will be involved in deep sub-micron IC logic and VLSI design, validation, development, developing, verifying, and validating competitive solutions with PROM circuit technology for use in mobile, IOT, client, network, and server segments. Job responsibilities include RTL design and validation for Fuse Soft IP, developing tests for designs and validating PROM Sub-system, IP, and Controller designs, identifying potential design limitations and bugs that can impact design margin and component yield. Provides Post-Si support, including but not limited to characterization, test definition, debugging product returns as well as reviewing and dispositioning results.

    Behavior traits:

    Clear documentation and communication skills: thorough, concise, effective documentation of logic design, verification and testing is expected, as well as IP integration support to SoC customers, timely communication, and careful consideration of customer requests.

    Minimum qualifications:

    Bachelor's degree in electrical engineering with 3+ experience or master's degree in electrical engineering or related field with 2+ year experience.

    Experience in Logic design, validation, and testing, including but not limited to:


    • Micro-architecture definition of design features, test plan creation and functional verification.


    • Effective behavioral modeling and testing of circuits in Verilog and System Verilog, as well as logical equivalence verification between Schematic and Verilog models.


    • UPF (Unified Power Format) creation using low power techniques and handling multiple power domain design.


    • Knowledge of Clock Domain Crossing, Design for Test, Register Description Language.


    • Experience in test bench creation to generate test patterns and vectors.

    Preferred qualifications:


    • Solid understanding of state machines and industry-standard protocols such as JTAG


    • Knowledge of UVM and OVM verification.


    • Experience in Pre-Si validation - creation of test plan, test bench & test case development, review and debug of test results, and coding assertions to prevent illegal states.


    • Experience in Post-Si characterization and debug, including proposing and writing tests and experiments, and reviewing results.


    • Experience in product development and testing using industry-standard tools.


    • Experience in scripting languages (perl, tcl, etc.) to enhance automation in design, validation and testing is recommended.