Mechanical Design Verification Engineer - Redmond
3 weeks ago

Job summary
The Validation Team mandate is to ensure hardware and product requirements are met across our device portfolio.As a Design Verification Engineer, you will require working closely with a wide range of cross functional partners. Some of those partners include the product design and architecture teams, reliability teams and the broader core technology teams covering product architecture, sensors and display.
This role will require driving unification of key validation metrics across those teams as well as developing testing and validation plans to quantify those metrics.
- You will be managing, developing test solutions and driving execution of mechanical tests for next generation of Wearables.
- You will work on overall product system validation targeting user KPI and performance of subsystems.
Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
Design Verification Engineer
1 month ago
We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. We believe the only way to achieve our goals is to look at ...
Design Verification Engineer
1 month ago
SpaceX is actively developing technologies to make humanity's future in space possible. · We design, build, test, and operate all parts of the Starlink system – thousands of satellites, · consumer receivers that allow users to connect within minutes of unboxing, · and the softwar ...
Design Verification Engineer
3 weeks ago
We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, · and new ways to map the human body.We believe the only way to achieve our goals is to look a ...
Design Verification Engineer
2 weeks ago
We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, · sensors and new ways to map the human body. · Define and implement verification plans · Develop funct ...
Design Verification Engineer
1 week ago
We are seeking a motivated, proactive, · and intellectually curious engineer who will work alongside world-class cross-disciplinary teams · (systems, firmware, architecture, design, validation, · product engineering, ASIC implementation) in this role, · You will be developing cut ...
Design Verification Engineer
1 month ago
We're leveraging our experience in building rockets and spacecraft to deploy Starlink, · a world's most advanced broadband internet system. · We design, build, test, · and operate all parts of the system – thousands of satellites, · consumer receivers that allow users to connect ...
Design Verification Engineer
1 month ago
We are seeking a motivated engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture) developing cutting-edge next-generation ASICs for deployment in space infrastructure around the globe. · Responsible for digital ASIC verification at ...
Design Verification Engineer
1 month ago
We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors and new ways to map the human body. Our chips will enable Meta’s Wearable devices that blend ou ...
Design Verification Engineer
2 weeks ago
We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics displays sensors and new ways to map the human body Our chips will enable Meta's Wearable devices that blend our r ...
FPGA Verification Engineer
1 month ago
FPGA verification engineer needed with strong expertise in SystemVerilog and UVM methodology for IP/Module-level verification. · Lead and execute IP / Module-level Design Verification using SystemVerilog and UVM · Architect, develop, and maintain UVM testbenches from scratch (not ...
Design Verification Engineer
1 month ago
Work with cross-functional leads to develop Graphics IP optimized for Mixed Reality and Smart Devices defining verification methodologies. · In addition to base salary Meta offers benefits. · ...
Design Verification Engineer
1 month ago
+Be part of Project Kuiper's sub-team responsible for defining and implementing the digital chip SOCs for communications via Low Earth Orbit satellites and Amazon gateways. · Implement a state of the art verification environment to facilitate testing of the RTL against reference ...
Design Verification Engineer
3 weeks ago
+We are seeking a skilled and detail-oriented Electrical Test Engineer to join our HW engineering team for the future of AR/VR products.+ · +Design and execute the EE validation and performance characterization of test systems throughout a program life cycle. · Work closely with ...
Design Verification Engineer
2 weeks ago
Design verification expertise in System Verilog/UVM for unit/module level verification. · Lead design verification team with a minimum of 5 members. · ...
Design Verification Engineer
2 weeks ago
Expertise in System Verilog/UVM for Unit/Module level Verification. · ...
UVM Lead Verification Engineer
2 weeks ago
We are seeking an experienced Lead Design Verification Engineer with strong hands‑on expertise in SystemVerilog and UVM.The ideal candidate will have prior experience leading a Design Verification team as well as contributing individually at a technical level. · This role require ...
Senior Design Verification Engineer
4 days ago
We are looking for a Senior Design Verification Engineer to join Microsoft's Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) team.This is the team behind Microsoft's expanding Cloud Infrastructure and responsible for powering Microsoft's "Intelligent Cloud" missio ...
Senior Designer Verification Engineer
2 weeks ago
Become an integral part of a team focused on design verification for complex IPs and subsystems within modern FPGAs. · ...
Sr. Design Verification Engineer
1 month ago
SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. · ...
Senior Design Verification Engineer
1 month ago
+Senior Design Verification Engineer responsible for leading design verification teams. · + · Leverage System Verilog/UVM expertise for unit/module level verification. · Develop UVM testbenches from scratch. · +Estimated remunerations based on industry standards. · ...