Testbench/Verification Engineer - Santa Clara

Only for registered members Santa Clara, United States

1 month ago

Default job background

Job summary

We are seeking an experienced Testbench/Verification Engineer to join the Infinity Fabric team,

Responsibilities

  • Proficient in verification and testbench flows, especially seeking deep understanding and hands-on experience in System Verilog and UVM frameworks and testbenches, processes and flows.
  • Proficient in debugging testbench and RTL code using simulation tools.

Lorem ipsum dolor sit amet
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.

Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.

Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Get full access

Access all high-level positions and get the job of your dreams.



Similar jobs

  • Only for registered members Santa Clara

    +Job summary · Seeking an experienced Testbench/Verification Engineer to support the Infinity Fabric team. · +Proficient in verification and testbench flows, especially seeking deep understanding and hands-on experience in System Verilog and UVM frameworks and testbenches, proces ...

  • Only for registered members Santa Clara, CA Remote job

    Seeking an experienced Testbench/Verification Engineer to support the Infinity Fabric team. · ...

  • Only for registered members Santa Clara, CA Remote job

    Develop and enhance UVM-based testbenches to verify or accelerate the simulation of complex designs at component or subsystem level. · ...

  • Only for registered members Santa Clara

    Develop and enhance UVM-based testbenches to verify complex designs. · ...

  • Only for registered members Benton St, Santa Clara, CA , USA

    We are looking for Verification Engineers to collaborate with our team. You will drive pre-silicon RTL verification of the full chip and stay abreast with design specs. · We're looking for candidates who are well-rounded in all aspects of verification. · ...

  • Only for registered members Santa Clara, CA

    This role offers a great opportunity to be at the forefront of compiler verification, ensuring our brand-new technology maintains its premier standard. · Design industry grade C++ testsuite · Identify potential gaps in current test procedures · ...

  • Only for registered members Santa Clara

    Develop UVM-based testbenches to verify complex designs at component or subsystem level. · Work closely with other verification engineers to understand and enhance the behavior of the testbench or related models. · ...

  • Only for registered members Santa Clara, CA

    This position involves developing testbenches to verify complex designs at component or subsystem level. · Develop, refactor and enhance UVM-based testbenches · Work closely with other verification engineers · ...

  • Only for registered members Santa Clara, CA

    We are seeking a seasoned Design Verification designer with a strong background in building testbenches and writing test sequences for complex IPs. · ...

  • Only for registered members Santa Clara

    We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, · while being direct, · humble,collaborative,and inclusiveof diverse perspectives. · The Role · At AMD, · When you join AMD,you'll discoverthe real differentiatoris ...

  • Only for registered members Santa Clara

    We are seeking a highly skilled Formal Verification Engineer to define and drive formal strategies that ensure first-pass silicon success. · Define and execute the formal verification strategy for complex IP and SoC designs. · Architect robust, scalable FV environments and deploy ...

  • Only for registered members Santa Clara, CA

    As a Design Verification Engineer, you will work with Chip Architects to validate the concepts of CPU and SOC level micro-architectures. · ...

  • Only for registered members Santa Clara, CA

    We need 2 onsite USA, 20 Engineers in India/Korea. Out of should be Lead Engineers where they are willing to go Korea on site we will take care of Visa from India - 15 will be working from India. · This is for ASIC/SOC Verification Engineers Must to have skills: Minimum 5 years e ...

  • Only for registered members Santa Clara, CA

    We are seeking a high-impact MTS Design Verification Engineer with strong technical depth, ownership, and the ability to drive verification closure on complex, high-performance ASIC designs. · ...

  • Only for registered members Santa Clara, CA

    We are seeking a highly skilled Formal Verification Engineer to define and drive formal strategies that ensure first-pass silicon success. · Define and execute the formal verification strategy for complex IP and SoC designs. · Collaborate with Architecture and Design teams to tra ...

  • Only for registered members Santa Clara $196,000 - $368,000 (USD)

    We are now looking for a Senior Verification EngineerAs a member of our CPU Verification Team, you will be responsible for a portion of the Design Verification, focusing on tasks such as testbench/scoreboard/stimulus development, regression debug,and coverage closure, · supportin ...

  • Only for registered members Santa Clara, CA

    +We are now looking for a Senior Verification Engineer who will be responsible for design verification tasks such as testbench/scoreboard/stimulus development. · As a member of our CPU Verification Team you will have real impact in a dynamic technology-focused company impacting p ...

  • Only for registered members Santa Clara, CA

    We are seeking a Verification Engineer with expertise in SystemVerilog and UVM methodologies to join our collaborative team. · Celestial AI is developing the next-generation interconnect technology that delivers tenfold performance increase compared to competing solutions. This i ...

  • Only for registered members Santa Clara

    + WHAT YOU DO AT AMD CHANGES EVERYTHING + · At AMD our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers to PCs gaming and embedded systems. · + Grounded in a culture of innovation collaboration we believe real progr ...

  • Only for registered members US, CA, Santa Clara

    NVIDIA is looking for a Verification Engineer to join our Emulation division. · We support multiple emulation environments using the latest emulation techniques. · Bring up SOCs on emulation, root causing SoC/Processor test fails and emulator environment issues. · ...