Senior Verification Engineer - Sunnyvale
4 weeks ago

Job summary
We are seeking a highly skilled, self-starting Verification Engineer who is fluent in UVM, Formal Verification, and System Verilog.Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
Lead Verification Engineer
1 month ago
Quest Global is seeking talent for Lead Verification Engineer role. · Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. · Create and enhance constrained-random verification environments u ...
Lead Verification Engineer
1 month ago
Quest Global is seeking talent for Lead Verification Engineer role. · Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. · Create and enhance constrained-random verification environments u ...
Senior Verification Engineer
4 days ago
We are seeking a highly skilled, self-starting Verification Engineer who is fluent in UVM, Formal Verification, and System Verilog.Work in a System Verilog/UVM environment developing tests,testbenches,UVM components,and regressions/test lists. · Develop formal verification proced ...
Design Verification Engineer
1 month ago
We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. · ...
Senior Verification Engineer
3 weeks ago
BoltGraphicsisa semiconductorstartupbasedinSunnyvale,CABuildingthefastestandmostefficientgraphicsprocessors. · Work in a System Verilog/UVM environment developing tests, testbenches, UVM components, and regressions/test lists. · Develop formal verification procedure for complex s ...
Design Verification Engineer
1 month ago
We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. · Develop and execute SoC and IP-level verification using SystemVerilog and UVM · ...
Design Verification Engineer
1 month ago
We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, · displays,sensors,and new ways to map the human body.We believe the only way to achieve our goals is to look at ...
Design Verification Engineer
1 month ago
We're leveraging our experience in building rockets and spacecraft to deploy Starlink, · the world's most advanced broadband internet system. · We design, build, test, and operate all parts of the system – thousands · of satellites · ...
Design Verification Engineer
3 weeks ago
We are looking for a Design Verification Engineer to work onsite in Sunnyvale, CA. The ideal candidate will have experience with AXI and PCIE or Ethernet or DDR. · Strong understanding of SV and UVM. · Familiarity with AMBA protocols. · ...
Design Verification Engineer
1 month ago
We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering ASIC implementation) in developing cutting-edge next-generation ASICs ...
Design Verification Engineer
1 month ago
ASIC Design Verification Engineer for L&T Technology Services in Sunnyvale, California. · ...
Design Verification Engineer
2 weeks ago
+Job summary · Design verification engineer needed for full-time position at client's office in Sunnyvale. · +++ ...
Design Verification Engineer
3 weeks ago
Dice is the leading career destination for tech experts at every stage of their careers. · ...
Senior Verification engineer
1 month ago
+Lensa partners with DirectEmployers to promote this job for TWO95 International. · +UVM · System Verilog · ...
Design Verification Engineer
1 month ago
We are seeking a motivated, proactive and intellectually curious engineer who will work alongside world-class cross-disciplinary teams to develop cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. · We design, build test and op ...
verification engineer
1 month ago
Develop and enhance UVM-based testbenches to verify complex designs. · ...
Design Verification Engineer
1 month ago
+We are seeking Design Verification Engineers at various seniority stages who come from a flexible and complex background, are well versed in subsystems, and are proficient in things like C/C++, Python, · +Bachelor's or Master's in Electrical Engineering or Computer Science · 6+ ...
Design Verification Engineer
1 month ago
+ Design Verification Engineer · Meta is a career site that helps job seekers find great jobs in the US. We are not a staffing firm or agency. · Lensa does not hire directly for these jobs, but promotes jobs on LinkedIn on behalf of its direct clients, recruitment ad agencies, an ...
Design Verification Engineer
1 month ago
A leading client is looking for a Design Verification Engineer in Sunnyvale CA. · ...
verification engineer
1 month ago
Develop and enhance UVM-based testbenches to verify or accelerate the simulation of complex designs at component or subsystem level. · ...