Server TLO Sr Product Development Engineer - Santa Clara, United States - Intel
Description
Job ID: JR Job Category: Engineering Primary Location: Santa Clara, CA US Other Locations: Job Type: Experienced Hire **Server TLO Sr Product Development Engineer**
**Job Description**
The Server TLO Engineering group is looking for a motivated engineer to join the team to work in the highly challenging environment of product development across Intel's product families that has integrated memories on the package.
The engineer is expected to do E2E DRAM/HBM related work, from working with external design/foundry, building simulation to validate the BIST engines/generate contents for the memories, working with the internal product teams to validate their memory test contents on their SOC, driving issues back to the design houses, and releasing the models/contents to the executing team to implement. A 10K ft summary. Their work is internal to the DRAM/HBM memory to ensure that the vendor on die BIST engines can fully test the memories to meet intel requirements. Enabling SOC memory BIST contents from the CPU die to the DRAM/HBM memory is a plus to enable in-field repairs and/or test hole resolutions.
The engineer is also responsible for working with the memory vendors to ensure that the required features to enable memory test/repair and coverage meets the electrical parametric specifications before product qualification.
Responsibilities of the engineers may include:
DFT Design (Design for Test)
Pre-Silicon validation of memory test content at IP and full chip level including test writing.
Test content generation of patterns to support HVM testers as well as enabling system level memory coverage
Silicon debug to identify functional and DFT related bugs and silicon characterization to validate memory contents and isolate failures to specific memories.
Support platform and system level validation teams to identify and close in-package memory related issues.
Analysis and disposition of early customer returns to drive understanding of design marginalities or develop test content to screen these units where needed.
To work with Class/System teams to deliver high quality memory test content and support improving product health indicators.
In addition to the qualifications listed below, the ideal candidate will also have:
Strong spoken and written communication skills
Strong problem solving and prioritization abilities
**Qualifications**
You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
**Minimum Qualifications:**
Candidate must possess a Bachelor's degree in Electrical Engineering, Computer Engineering or any related field with 6+ years experience **OR** a Master's degree in Electrical Engineering, Computer Engineering or any related field with 4+ years of experience in the following:
Memory/Array testing
Strong software programming skills in Python, C, or C++
Test development using automated test equipment (ATE) for high volume manufacturing and ATE test library development for vendor memory BIST decode and repair handling
**Preferred Qualifications:**
Data analysis skills
Semiconductor device physics
Programming or semiconductor testing
Debug experiences
Integrated circuit
Some experience in ATE tester operation and test pattern generation
Software test method development
DRAM/HBM and/or memory array test methodology
Experience in memory/array designs
**Inside this Business Group**
Manufacturing and Product Engineering (MPE) is responsible for test development across product segments, supporting 95% of Intel's revenue. We deliver comprehensive pre-production test suites and component/physical debug capabilities to enable high quality, high volume manufacturing.
**Intel Corporation will require all new U.S. employees to be fully-vaccinated for Covid-19 as a condition of hire unless they have an approved in place under applicable law. Newly-hired employees will be required to provide proof of vaccination prior to their start date.**
**Posting Statement**
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
US Experienced Hire JR Santa Clara Manufacturing and Product Engineering (MPE)
**Information Our Partners Collect**
**Your Choices**
Always Active These technologies are necessary for the Intel experience to function and cannot be switched off in our systems. The technology is usually only set in response to actions made by the device owner which amount to a request for services, such as setting privacy preferences, logging in, filling in forms, maintaining secure login areas, maintaining state across pages (remembering items in a shopping basket), and server load balancing. The device owner can set their preference to block or alert Intel about these technologies, but some parts of the Intel experience will not work. These technologies do not store any personally identifiable information.
**Analytics**
Analytics Inactive These technologies allow Intel to count device visits and traffic sources, so Intel can measure and improve the performance of our experiences. The technology helps Intel to know which experiences are the most and least popular and see how device owners interact with the experience. All information these technologies collect is aggregated. If the device owner does not allow these technologies, then Intel will not know when the device owner visited or how the device owner interacted with our experiences.
**Functional**
Functional Inactive These technologies enable the Intel experience to provide enhanced functionality and personalization. The technology may be set by Intel or by third-party providers whose services Intel have added to our experiences. If the device owner does not allow these technologies, then some or all of these services may not function properly for the device owner.
**Ad Targeting**
Ad Targeting Inactive These technologies may be set through our Intel experience or by our advertising partners. The technology may be used to build a profile of the device owners interests and show the device owner relevant advertisements on other experiences. The technology does not store directly personal information on the device, but the technology is based on uniquely identifying the device. If the device owner does not allow these technologies, then the device owner will experience less targeted advertising.
**Welcome**
.