- Architect and implement workflows using industry-standard tools and best practices that aid in System on a Chip (SOC) assembly including RTL handoff between Intellectual Property (IPs)/subsystems/SOC/DFT teams, hierarchy manipulation and feedthrough methodologies, constraint and waiver promotion, specification to design collateral flows etc.
- Provide guidance and training to the RTL design team on usage of the flows and methodologies
- Collaborate with RTL design, verification, DFT and Physical design teams to resolve any issues related to RTL code, tools or flows
- Evaluate new tools, technologies and standards for RTL design and propose improvements and enhancements
- Document and maintain the RTL design flows and methodologies
- 9+ years of related technical engineering experience
- OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience or internship experience
- OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience or internship experience
- ORDoctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience.
- 8+ years of experience delivering successful Front End design using System Verilog or other Hardware Description Languages (HDL) languages
- 8+ years expertise in developing and deploying various Front End tools, flows and methodologies such as Lint, Clock Domain Crossing (CDC),Reset Domain Crossing (RDC), Synthesis
- 4+ years of experience in architecting and implementing end to end workflows that aid in RTL development that scale for IP, subsystem and full chip SOC
- 15+ years technical engineering experience
- OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 12+ years technical engineering experience
- OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
- OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience.
- 14+ years expertise in developing and deploying various Front End tools, flows and methodologies such as Lint, CDC, RDC and Synthesis
- 14+ years of experience in architecting and implementing end to end workflows that aid in RTL development that scale for IP, subsystem and full chip SOC
- Proven track record of architecting and implementing Front End RTL methodologies for multiple SOCs
- Thorough understanding of end-to-end SOC design cycles and dependencies between design, verification, physical design, DFT teams
- Experience working with global design, verification, physical design and product teams
-
CPU Design Methodology Engineer
1 week ago
NVIDIA Santa Clara, United StatesCPU Design Methodology Engineer page is loaded · CPU Design Methodology Engineer · Apply · locations · US, OR, Hillsboro · US, TX, Austin · US, CA, Santa Clara · time type · Full time · posted on · Posted 7 Days Ago · job requisition id · JR · We are now looking for ...
-
Senior DFX Methodology Engineer
1 week ago
NVIDIA Santa Clara, United StatesWe are now looking for a DFT Methodology EngineerNVIDIA has continuously reinvented itself over two decades. · Qualifications, skills, and all relevant experience needed for this role can be found in the full description below. · Our invention of the GPU in 1999 sparked the gro ...
-
Senior DFX Methodology Engineer
1 week ago
Nvidia Santa Clara, CA, United StatesWe are now looking for a DFT Methodology EngineerNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU ...
-
CPU Design Methodology Engineer
1 week ago
NVIDIA Santa Clara, United StatesWe are now looking for a CPU Design Methodology Engineer:The complexity of chip development has greatly increased over the years. We are now packing tens of billions of transistors in a chip to meet the growing computing demand in a footprint that is responsible to our environmen ...
-
Physical Design Methodology Engineer
1 week ago
Microsoft Corporation Santa Clara, United StatesWe are looking for a Physical Design Methodology Engineer. As part of our DPU silicon team, you will help lead the way for our cutting-edge ASICs, supporting world-class silicon Physical Design.Required/Minimum Qualifications:7 years of related technical engineering experienceo O ...
-
Physical Design Methodology Engineer
4 days ago
Microsoft Corporation Santa Clara, United StatesWe are looking for a Physical Design Methodology Engineer. As part of our DPU silicon team, you will help lead the way for our cutting-edge ASICs, supporting world-class silicon Physical Design. · Responsibilities · Ownership of flows and automation for critical tools (place & ro ...
-
Physical Design Methodology Engineer
2 weeks ago
Microsoft Corporation Santa Clara, United StatesWe are looking for a **Physical Design Methodology Engineer** . As part of our DPU silicon team, you will help lead the way for our cutting-edge ASICs, supporting world-class silicon Physical Design. · **Responsibilities** · + Ownership of flows and automation for critical tools ...
-
Tenstorrent Inc Santa Clara, United StatesDesign and development of emulation infrastructure for high-performance AI/ML engines going into industry leading chiplets. This role requires a high degree of ownership, a strong technical background and a problem-solver mindset. By enabling and optimizing our emulation strategy ...
-
Senior Physical Design Methodology Engineer
1 week ago
NVIDIA Santa Clara, United StatesSenior Physical Design Methodology Engineer page is loaded · Senior Physical Design Methodology Engineer · Apply · locations · US, CA, Santa Clara · time type · Full time · posted on · Posted 2 Days Ago · job requisition id · JR · Do you have a passion for computer gam ...
-
Senior Physical Design Methodology Engineer
2 weeks ago
Nvidia Santa Clara, CA, United StatesWe are part of the global circuits team at NVIDIA that design the state-of-the-art GPUs for all applications such as supercomputers, gaming consoles and self driving cars. Come join us in our mission to Engineer the next generation of best-in-class products. Our teams focus is on ...
-
Physical Design Methodology Engineer
2 weeks ago
Energy Jobline CVL Burlingame, United StatesQuadric has created an innovative general purpose neural processing unit (GPNPU) architecture. Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads in a wide variety of edge and endpoint devices, ranging from battery operated sma ...
-
Physical Design Methodology Engineer
4 days ago
quadric, Inc Burlingame, United StatesQuadric has created an innovative general purpose neural processing unit (GPNPU) architecture. Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads in a wide variety of edge and endpoint devices, ranging from battery operated sma ...
-
Physical Design Methodology Engineer
1 week ago
quadric Burlingame, United StatesQuadric has created an innovative general purpose neural processing unit (GPNPU) architecture. Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads in a wide variety of edge and endpoint devices, ranging from battery operated sma ...
-
Physical Design Methodology Engineer
1 day ago
quadric, Inc Burlingame, United StatesJob Description · Job DescriptionQuadric has created an innovative general purpose neural processing unit (GPNPU) architecture. Quadric's co-optimized software and hardware is targeted to run neural network (NN) inference workloads in a wide variety of edge and endpoint devices, ...
-
Nvidia Santa Clara, CA, United StatesNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of ...
-
Physical Design Methodology Engineer
3 weeks ago
Quadric Burlingame, United StatesAs a member of our physical design methodology team you will be tasked with developing physical design methodologies and automation scripts for multiple design configurations across multiple process nodes. · For additional details and the most recent updates, hit "Apply for job" ...
-
Physical Design Methodology Engineer Quadric
1 week ago
Semiconductor Engineering Burlingame, United StatesHome · >Jobs · > Physical Design Methodology Engineer · As a member of our physical design methodology team you will be tasked with developing physical design methodologies and automation scripts for multiple design configurations across multiple process nodes. · For additional ...
-
NVIDIA Santa Clara, United StatesNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI — the next era of ...
-
NVIDIA Santa Clara, United StatesNVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. More recently, GPU deep learning ignited modern AI - the next era of ...
-
Nvidia Santa Clara, CA, United StatesWidely considered to be one of the technology world's most desirable employers, NVIDIA is an industry leader with groundbreaking developments in High-Performance Computing, Artificial Intelligence and Visualization. The GPU, our invention, serves as the visual cortex of modern co ...
Principal Front End Design Methodology Engineer - Mountain View, United States - Microsoft Games
Description
Microsoft is a highly innovative company that collaborates across disciplines to produce cutting edge technology that changes our world. Microsoft's Silicon team builds custom silicon for a diverse set of systems ranging from innovative consumer products like Xbox to high-performance Azure cloud servers, clients, and augmented reality.We are looking for a Principal Front End Design Methodology Engineer to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. As the Front End Methodology Engineer, you will be responsible for developing and maintaining the Register Transfer Level (RTL) design flows and methodologies for our cutting edge chip productions. Throughout the program you will be interacting with various teams, including architecture, front end design, verification, design for testing( DFT) and physical design to ensure quality, performance and efficiency of RTL code and tools.
Microsoft's mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.
Responsibilities
Responsibilities
Required/Minimum Qualifications
Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.
Addtional or Preferred Qualifications
Microsoft will accept applications for the role until May 2, 2024.
Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, color, family or medical care leave, gender identity or expression, genetic information, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran status, race, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable laws, regulations and ordinances. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you need assistance and/or a reasonable accommodation due to a disability during the application or the recruiting process, please send a request via the Accommodation request form .
Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.
