FPGA Design/Verification Engineer - Sunnyvale
1 week ago

Job summary
The selected candidate will be responsible for ASIC & FPGA verification on R&D program.
+
Responsibilities
- Verifying FPGA and/or ASIC designs including creating UVM verification environments, testbenches, tests and coverage.
- Developing and finding more affordable ways to automate and develop verification scripts to improve FPGA verification efforts.
Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
Design Verification Engineer
1 month ago
We are seeking a motivated, proactive and intellectually curious engineer who will work alongside world-class cross-disciplinary teams to develop cutting-edge next-generation ASICs for deployment in space and ground infrastructures around the globe. · We design, build test and op ...
Design Verification Engineer
1 month ago
We are looking for a Design Verification Engineer to support SoC-level verification of advanced high-speed and security IP. · Develop and execute SoC and IP-level verification using SystemVerilog and UVM · ...
Design Verification Engineer
1 month ago
We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, · displays,sensors,and new ways to map the human body.We believe the only way to achieve our goals is to look at ...
Design Verification Engineer
1 month ago
We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. · ...
Design Verification Engineer
1 month ago
We're leveraging our experience in building rockets and spacecraft to deploy Starlink, · the world's most advanced broadband internet system. · We design, build, test, and operate all parts of the system – thousands · of satellites · ...
Design Verification Engineer
3 weeks ago
We are looking for a Design Verification Engineer to work onsite in Sunnyvale, CA. The ideal candidate will have experience with AXI and PCIE or Ethernet or DDR. · Strong understanding of SV and UVM. · Familiarity with AMBA protocols. · ...
Design Verification Engineer
1 month ago
ASIC Design Verification Engineer for L&T Technology Services in Sunnyvale, California. · ...
Design Verification Engineer
3 weeks ago
+Job summary · Design verification engineer needed for full-time position at client's office in Sunnyvale. · +++ ...
Design Verification Engineer
3 weeks ago
Dice is the leading career destination for tech experts at every stage of their careers. Our client, Reveille Technologies, is seeking the following. Apply via Dice today · Candidates with AXI and PCIE or Ethernet or DDR experience. Scripting is a plus · Strong understanding of S ...
Design Verification Engineer
3 weeks ago
Dice is the leading career destination for tech experts at every stage of their careers. · ...
Design Verification Engineer
1 month ago
+ Design Verification Engineer · Meta is a career site that helps job seekers find great jobs in the US. We are not a staffing firm or agency. · Lensa does not hire directly for these jobs, but promotes jobs on LinkedIn on behalf of its direct clients, recruitment ad agencies, an ...
Design Verification Engineer
1 month ago
We are driving the state-of-the-art forward with highly integrated SoCs that leverage breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, · sensors and new ways to map the human body.Responsibilities: · Define and implement verification plan ...
Design Verification Engineer
1 month ago
+We are seeking Design Verification Engineers at various seniority stages who come from a flexible and complex background, are well versed in subsystems, and are proficient in things like C/C++, Python, · +Bachelor's or Master's in Electrical Engineering or Computer Science · 6+ ...
Design Verification Engineer
1 month ago
We are seeking a motivated, proactive, and intellectually curious engineer who will work alongside world-class cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering ASIC implementation) in developing cutting-edge next-generation ASICs ...
Design Verification Engineer
1 month ago
We are looking for a strong candidate into DFT Verification. The job requires PERL and Python scripting experience, some UVM Experience and some DFT experience. · DFT Verification · ...
Design Verification Engineer
1 month ago
+We are looking for strong candidate into DFT Verification. · +PERL and Python scripting experience required · Some UVM Experience required · Some DFT experience Huge Plus · ...
Design Verification Engineer
2 days ago
You will be responsible for understanding the digital design at system level. · Develop testplan for functional and circuit performance verification, · testbench architecture, · develop the scalable testbench using the HVLs, · Develop UVM testbenches from scratch. · Create test p ...
Design Verification Engineer
1 week ago
We bring passion and dedication to our job when you are a part of that team there's no telling what you could accomplish. · Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. · ...
Design Verification Engineer
4 weeks ago
We bring passion and dedication to our jobDesign Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. · You own ensuring the quality of the SOC or an IP or subsystem. · You develop test plans, tests & coverage pl ...
Design Verification Engineer
4 weeks ago
We bring passion and dedication to our job and when you are a part of that team there's no telling what you could accomplish. · Does making the next great technology product excite you? · ...
Design Verification Engineer
1 month ago
Design Verification Engineers at Apple are responsible for verifying the functionality and performance of Apple's premier SOCs. · ...