Principal SW Engineer, MIPI (AI2466) - San Jose, CA

Only for registered members San Jose, CA , United States

1 month ago

Default job background

Job summary

This Principal Software Engineer will architect and implement high-performance Linux kernel device drivers for image sensors and SerDes architectures.

Responsibilities

  • Architect and implement high-performance Linux kernel device drivers for image sensors and SerDes architectures (Maxim/Analog Devices GMSL2 and/or TI FPD-Link).
  • Provide Linux device tree overlay configurations for the camera systems.

Lorem ipsum dolor sit amet
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.

Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.

Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Get full access

Access all high-level positions and get the job of your dreams.



Similar jobs

  • Only for registered members San Jose $220,000 - $296,400 (USD)

    Architect and implement high-performance Linux kernel device drivers for image sensors and SerDes architectures. Provide Linux device tree overlay configurations for the camera systems. Bring up multi-camera systems over MIPI CSI-2 interfaces. · ...

  • Only for registered members San Jose, CA

    This position requires a full-time, on-site presence in our San Jose, CA office to architect and implement high-performance Linux kernel device drivers for image sensors and SerDes architectures. · Architect and implement high-performance Linux kernel device drivers for image sen ...

  • Only for registered members San Jose, CA

    Silicon validation experience and system integration for EE. Python based automation experience. Exposure to Signal Integrity and Power Integrity. · ...

  • Only for registered members San Jose

    Silicon validation processes and system integration for new product or prototype board system bring-up and development. · Firmware and hardware integration for new designsSupport development, integration, testing, · Experience in Driver or Power On Self or bootloader code for tes ...

  • Only for registered members San Jose

    We are seeking a highly skilled engineer with deep expertise in MIPI protocol validation, SoC bring-up, and Linux kernel driver development. · Perform deep-dive validation of MIPI D‑PHY, C‑PHY, DSI‑2, and CSI‑2 protocols. · Lead initial power‑on, bootloader bring-up, and low‑leve ...

  • Only for registered members San Jose

    We are seeking a highly skilled engineer with deep expertise in MIPI protocol validation, SoC bring-up, and Linux kernel driver development. · Perform deep-dive validation of MIPI D-PHY, C-PHY, DSI-2, and CSI-2 protocols. · Lead initial power-on, bootloader bring-up, and low-leve ...

  • Only for registered members San Jose Full time $120,000 - $135,000 (USD)

    We are looking for humble geniuses who believe that engineering has the potential to make the impossible possible; innovators who are not only inspired by technology and innovation but also perpetually driven to design develop and test as a trusted partner for Fortune 500 custome ...

  • Only for registered members San Jose

    We are looking for a skilled Post‑Silicon Validation Engineer with strong electrical engineering fundamentals and hands-on experience in board‑level validation. The ideal candidate must be proficient in oscilloscope‑based signal probing , PCB layout interpretation ,and system‑lev ...

  • Only for registered members San Jose

    We are looking for a skilled Post‑Silicon Validation Engineer with strong electrical engineering fundamentals and hands-on experience in board‑level validation.This role involves validating silicon behavior on real hardware, performing electrical evaluations, and ensuring interfa ...

  • Only for registered members San Jose

    The company is hiring an ASIC/SoC Design Verification Engineer in San Jose. The ideal candidate has MS with 8+ years of relevant experience or PhD (with 3+ years of experience) in Electrical Engineering, Computer Engineering, Computer Science or related degree. · In depth knowled ...

  • Only for registered members San Jose, CA

    This position gives you an opportunity to learn and participate in one of the most cutting-edge projects that Lattice's Silicon Engineering team has embarked upon to date. · ...

  • Only for registered members San Jose, CA

    Requirements: MS with 8+ years of relevant experience or PhD (with 3+ years of experience) in Electrical Engineering, Computer Engineering, Computer Science or related degree. In depth knowledge of UVM/OVM, Semiformal Verification, assertion-based verification as well as hardware ...

  • Only for registered members San Jose Full time $144,000 - $180,000 (USD)

    This position gives you an opportunity to learn and participate in one of the most cutting-edge projects that Lattice's Silicon Engineering team has embarked upon to date. · Chance to learn FPGA and its build block such as SERDES(PMA/PCS), Memory DDR(DDR4, LPDDR4, DDR5 etc.), DPH ...

  • Only for registered members San Jose Full time $175,000 - $219,000 (USD)

    We are validating building blocks in FPGA on board level to ensure functionality and performance aspect of Design intent. FPGA consists of various IPs as a building block such as SERDES(PMA/PCS), Memory DDR(DDR4, LPDDR4, DDR5 etc), DPHY, PLL, DSP, Fabric,I/O etc. · You will have ...

  • Only for registered members San Jose, CA

    ++The Verification Team Lead will work with design engineers and architects to define test plans, build infrastructure for automation verification, and develop reusable testbenches. · ...

  • Only for registered members San Jose, CA

    We are seeking a Systems · Integration Engineer – Head Subsystem to lead the bring-up, · integration, and validation of the robot's head electronics.Lead electrical bring-up and system integration of the head subsystem across embedded compute,power regulation,sensing,display,aud ...

  • Only for registered members San Jose, CA

    Invent and build new products in the areas of IoT (smart homes, smart buildings and smart cities) · ...

  • Only for registered members San Jose $175,000 - $219,000 (USD)

    The ideal candidate will have 8+ years of experience in Electrical Engineering with a strong desire to pursue an engineering career in Silicon Design Validation.Lattice is looking for a highly motivated individual who can lead small groups of teams as tech lead. · ...

  • Only for registered members San Jose

    Collaborate with design engineers and architects to define document and implement detailed test plans for the SoC design verification Build and maintain infrastructure environment for automation verification of SoC architecture function and performance Develop reusable testbench ...

  • Only for registered members San Jose, CA

    Lattice is a worldwide community of engineers designing programmable logic solutions. This position involves validating building blocks in FPGA to ensure functionality and performance. · ...