Director, IP Design Engineering - Austin, United States - NXP Semiconductors N.V.

    Default job background
    Description
    Director, IP Design Engineering (MSIP and Digital)

    Job Responsibilities:

    Drive architecture definition in conjunction with the Systems Architects, and working with the cross function teams both on Design, Verification, Validation and supporting SW/FW teams.

    Drive compliance testing and assuring quality, meeting KPI's and target performance.

    Play key team member role in SOC & digital IPs development from Micro-Architecture to RTL implementationHands on involvement in IP & SOC digital design/IntegrationTranslate Micro-Architecture specification to Implementation specification.

    Actively drive in technical challenges discussion and decision making within IP scope.

    Delivery of SOC with first time right quality meeting project scheduleGrow the team appropriately to meet the roadmap requirements within cost constraintsRaise the bar in terms of project executionDevelop the team to ensure the next level of technical leaders and managersJob Requirements:

    BSEE required, MSEE preferred with 15 years of industry related experienceAbility to lead and motivate technical teams to develop industry-leading IP using cutting-edge methodologiesMust have experience in ASIC/SoC front-end (preferably RTL Verilog and VHDL based) design and methodologiesEarlier experience with SoC Processor based architectures needed.

    ARM experience would be added advantageSelf-driven and capable for independent work and independent decision making.

    Knowledge in frontend design experience on IPs involve ARM processor based sub-system, Serial Standard interfaces, Memory controllerExposure to Low-power design, System Security considered as added advantageHands on front-end design of complex multi clock domain blocksFluency in design & verification languages such as VHDL, Verilog, C and System Verilog.

    Experience in Spyglass for lint and CDC checks.
    Experience in using Cadence RC for synthesis and LEC flow.
    Experience in identifying and implementing complex ECO in netlist.
    Knowledge on Verification Methodologies to actively participate in Debug AnalysisDevelop new IP and enhance existing IP and sub-systems.

    Develop both foundation IP and differentiating/market-oriented IP and maintain forward looking roadmapsLocation:This position may be located in Austin, TX or San Diego, CAMore information about NXP in the United States...NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law.

    In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.#J-18808-Ljbffr