ASIC Power Engineer PPA Optimization - Sunnyvale, CA
1 month ago
Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
In this role you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive cutting-edge TPU technology that powers Google's most demanding AI/ML applications. · ...
3 weeks ago
This role involves shaping the future of AI/ML hardware acceleration and driving cutting-edge TPU technology that powers Google's most demanding AI/ML applications.You'll collaborate with circuit design, SRAM, physical design, technology,and architecture leads to deliver cutting- ...
3 weeks ago
This role involves shaping the future of AI/ML hardware acceleration by driving cutting-edge TPU technology at Google. · ...
3 weeks ago
We are seeking an experienced ASIC Power Engineer to support power analysis and optimization for Meta's AR/VR products, · Perform PPA (Power, Performance, Area) optimization using Fusion Compiler. · Conduct RTL-level and netlist-level power analysis. · ...
1 month ago
In this role you will shape the future of AI/ML hardware acceleration driving cutting-edge TPU technology that powers Google's most demanding AI/ML applications. · ...
1 week ago
We are seeking a highly experienced ASIC Power Engineer to support power analysis and optimization for next-generation AR/VR silicon products. · Perform ASIC power analysis and optimization at RTL and gate-level (netlist) · Drive PPA optimization using Synopsys Fusion Compiler · ...
1 month ago
We are seeking an experienced ASIC Power Engineer to perform power analysis and optimizations in ASIC for Meta's AR/VR products. · ...
1 month ago
Perform ASIC Power Engineer to perform power analysis and optimizations in ASIC for AR/VR products. · ...
1 month ago
An ASIC Power Engineer to perform power analysis and optimizations in ASIC for Meta's AR/VR products. · ...
1 month ago
Physical Design Engineer, 3D Technology, PhD, University Graduate
Only for registered members
· Minimum qualifications: · PhD degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience. · Academic, educational, internship, or project experience with physical design and 3D integration technologies such as ...
1 day ago
ASIC Power Engineer to perform power analysis and optimizations in ASIC for ***s AR/VR products. · ...
1 month ago
We are seeking an experienced · ASIC Power Engineer · to perform power analysis and optimization for custom ASICs used in · AR/VR products. · ...
1 month ago
This job involves performing PPA optimization with Fusion compiler and implementing some blocks at RTL and UPF. · Perform PPA optimization with Fusion compiler. · Implement some blocks at RTL and UPF. · ...
1 month ago
Reality Labs focuses on delivering Meta's vision through AI-first wearables devices. The compute performance and power efficiency requirements require custom silicon. The Reality Labs wearables team is driving the state-of-the-art forward with highly integrated SoCs that leverage ...
1 month ago
Physical Design Engineer, 3D Technology, PhD, University Graduate
Only for registered members
In this role, you'll work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. · ...
1 week ago
In this role, you'll work to shape the future of AI/ML hardware acceleration. · ...
1 week ago
· Minimum qualifications: · Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. · 10 years of experience in physical design (e.g., with a focus on floorplanning, integration, or top-level ch ...
3 days ago
+Job summary · ASIC Power Engineer performs power analysis and optimizations in ASIC for Meta's AR/VR products. · +10+ Years of experience as an ASIC Power engineer · Experience with power estimation tools and synthesis · +Perform PPA optimization with Fusion compiler. · , Perfor ...
1 month ago
In this role you'll work to shape the future of AI/ML hardware acceleration. · Participate in the physical design of blocks. · ,Contribute to the design and closure of the full chip and individual blocks from RTL-to-GDS. · ,Collaborate with internal logic and internal and externa ...
3 weeks ago
In this role you'll work to shape the future of AI/ML hardware acceleration. · You will have an opportunity to drive cutting-edge TPU technology that powers Google's most demanding AI/ML applications. · ...
1 month ago