Senior Backend Developer - FPGA/SoC Devices - San Jose, CA - beBeePhysicalDesign

    beBeePhysicalDesign
    beBeePhysicalDesign San Jose, CA

    1 week ago

    Job title: FPGA/SoC Physical Design Engineer

    Description

    We are seeking a Physical Design Engineer with expertise in FPGA/SoC devices. In this role, you will lead backend implementation tasks and execute optimization techniques.

    Responsibilities:

    • Develop physical design strategies for efficient device performance
    • Leverage industry-standard EDA tools to drive optimal results

  • Only for registered members Mountain View, CA

    +Be part of a team that pushes boundaries developing custom silicon solutions that power the future of Google's direct-to-consumer products You'll contribute to the innovation behind products loved by millions worldwide Your expertise will shape the next generation of hardware ex ...

  • Only for registered members San Jose, CA

    + Job summary We are seeking a Senior FPGA Security Architect to lead customer-facing security engagements focused on programmable logic and adaptive compute platforms in the Aerospace, Defense and Government market implementing mission-critical and long-life systems. · + + Quali ...

  • Only for registered members San Jose

    We are seeking a highly skilled and adaptable engineer to join our dynamic team, focusing on System-on-Chip (SoC) verification.In this role, you will work on complex SoC designs and collaborate with various teams to ensure the successful development and validation of our products ...

  • Only for registered members San Jose, CA

    Altera is seeking a Senior Design Verification Engineer to drive verification of complex FPGA and SoC designs from architecture through silicon validation. · ...

  • Only for registered members San Jose Full time $200,400 - $290,100 (USD)

    We are seeking a Senior FPGA Security Architect to lead customer-facing security engagements focused on programmable logic and adaptive compute platforms in the Aerospace Defense market. · ...

  • Only for registered members San Jose, CA

    Prodapt is seeking a highly skilled and adaptable engineer to join our dynamic team, focusing on System-on-Chip (SoC) verification. · ...

  • Only for registered members San Jose, CA

    We are seeking a SoC Micro Architect to define and drive architecture for Adaptive SoC and FPGA platforms. · ...

  • Only for registered members San Jose, CA

    The Physical Design Engineer will play a critical role in the backend implementation flow — from RTL/netlist through GDSII/tape-out for FPGA/SoC devices. · ...

  • Only for registered members San Jose, CA

    Altera is seeking a Senior Design Verification Engineer to drive verification of complex FPGA and SoC designs from architecture through silicon validation. · ...

  • Only for registered members San Jose, CA

    DFT Lead/Architect with 15+ years of experience in DFT engineering and architecture. · Creating and implementing complex FPGA/SoC DFT architecture in advanced technology nodes · Familiar with DFT verification, silicon debug, memory and scan diagnostics. · ...

  • Only for registered members San Jose

    DFT engineering experience through DFT pre and post silicon cycles in advanced technology nodes. · ...

  • Only for registered members San Jose Freelance

    Altera is seeking a Senior Design Verification Engineer to drive verification of complex FPGA and SoC designs from architecture through silicon validation. · ...

  • Only for registered members San Jose, CA

    +Job Summary · +As a verification engineer with a knowledge of subsystems and SoCs, · +you will make valuable contributions to a team tasked with verifying the functional correctness of SoC. · Writing test plans · ...

  • Only for registered members San Jose, CA

    Lattice is seeking a Senior Technical Marketing Architect to define and drive next-generation datacenter and AI system architectures. This role blends deep system design expertise with strategic marketing and ecosystem engagement—identifying where Lattice FPGAs add value in contr ...

  • Only for registered members San Jose, CA

    Job summary:Altera is seeking a Director of Design Verification to lead and scale design verification efforts across multiple FPGA and SoC programs. This role is responsible for defining verification strategy, driving best-in-class verification methodologies, and partnering close ...

  • Only for registered members San Jose

    We are looking for humble geniuses who believe that engineering has the potential to make the impossible possible. As a verification engineer with a knowledge of subsystems and SoCs, you will make valuable contributions to a team tasked with verifying the functional correctness o ...

  • Only for registered members San Jose Full time $180,000 - $230,000 (USD)

    +Lattice Semiconductor is seeking a Senior Technical Marketing Architect to define and drive next-generation datacenter and AI system architectures. · +Architect datacenter control solutions across compute, storage, and network domains. · ...

  • Only for registered members San Jose $200,400 - $290,100 (USD)

    About · We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations. · ...

  • Only for registered members San Jose $159,700 - $231,000 (USD)

    We are seeking a highly skilled Senior OSAT Engineer to drive outsourced assembly and test engineering activities across Altera's global supplier network. · You will lead NPI readiness, yield optimization, cost improvements, · and qualification activity for packaging and test flo ...

  • Only for registered members San Jose Full time $200,400 - $290,100 (USD)

    Altera is seeking a Senior Design Verification Engineer to drive verification of complex FPGA and SoC designs from architecture through silicon validation. · ...

  • Only for registered members San Jose, CA

    We're accelerating innovators by providing leadership programmable solutions that are easy to use and deploy across the cloud to the edge. · Lead and execute physical design implementation tasks from netlist to GDSII. · Apply PPA optimization techniques across blocks or full-chip ...

Jobs
>
San Jose