- Define, Develop, and refine hierarchical UVM testbench for verification of wireless PHY and MAC layers.
- Work closely with design and system engineers to develop constraint random testbench with reference C model.
- Identify bottlenecks in design and verification coverage and provide feedback on potential optimizations.
- Work closely with Verification, and Validation teams on test-plans, coverage-analysis
- Maintain releases, run, and track regressions, and identify functional and code coverage gaps.
- Develop, and refine design, verification and analysis tools and flows, as needed.
- BSEE or MSEE, with experience in UVM testbench development, constraint random testing, coverage analysis.
- 12+ years of experience in RTL, and gate-level verification
- Basic understanding of Digital Signal Processing theory
- Experience in verifying WiFi Physical Layer, and/or another Physical layer like Cellular (WiMax, LTE, NR), Bluetooth, Zigbee, UWB, and/or other Physical layer (Ethernet) technologies.
- Ability to work independently, and proactively identify and resolve issues.
- Experience with Incisive/Xcelium/VCS, Verdi or equivalent tools
- Enjoy debugging, and problem solving in a team environment.
- Experience in verifying Low Power designs, involving multiple power, and voltage domains.
- Establish System Verilog Assertions for functional verification.
- Embedded SW & HW design is a strong plus.
- Experience with Python, Perl, Tcl, C/C++ and shell scripts.
- Experience with lab debug, multi-team, multi-site working environment is a strong plus.
- Experience with ASIC and FPGA synthesis flows utilizing industry leading flows.
- Experience using PowerArtist/Joules and providing actionable feedback into design
-
Rambus seeks an exceptional Lead Verification Engineer to join its Security team in San Jose/San Francisco. The candidate will participate in the verification of secure ASIC cores developed by Rambus Security Division. · Partner closely with architecture and design teams · Design ...
San Jose, CA1 month ago
-
This is a direct hire role as a Lead Design Verification Engineer at a client in San Jose, California. The job involves leading verification efforts on PCIe IPs and SoC products. · ...
San Jose, California1 week ago
-
Lead Design Verification Engineer - SoC/ASIC. Must have led/be leading teams. · ...
San Jose1 week ago
-
We are looking for people seeking AWESOMENESS If you're good at what you do, you can work anywhere. If you're the best at what you do, come work at Innophase IoT. · BSEE or MSEE with experience in UVM testbench development constraint random testing coverage analysis12+ years of e ...
San Jose, California, United States1 week ago
-
Join Broadcom's custom silicon division as a Verification Engineer. Work on IPs for ASIC products like custom AI chips. · ...
San Jose, CA4 days ago
-
You will be joining Broadcom's custom silicon division working on IPs for ASIC products such as custom AI chips. · IP and subsystem verification including SerDes processor subsystem among many other IPs. · ...
San Jose $141,300 - $226,000 (USD)1 day ago
-
We are seeking a seasoned Lead Design Verification Engineer with expertise in verifying networking chip. ...
Santa Clara, CA1 month ago
-
Quest Global is seeking talent for Lead Verification Engineer role. · Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. · Create and enhance constrained-random verification environments u ...
Sunnyvale1 month ago
-
We are seeking a highly accomplished verification architect to define end‑to‑end verification strategies for complex IPs. · ...
US, California, Santa Clara $220,920 - $311,890 (USD) Full time1 month ago
-
We are seeking a seasoned Lead Design Verification Engineer with expertise in verifying networking chip. · Ownership of verification strategy for one or more major IP blocks or subsystems within a complex networking ASIC. · Architect and implement testbenches using UVM/SystemVeri ...
Santa Clara4 weeks ago
-
We are looking to grow our team with an Mixed-Signal Verification Engineer.This person will help develop and implement mixed-signal verification and IC designs based on team architecture and specifications. · ...
San Jose4 weeks ago
-
We are seeking an accomplished Silicon Design Verification Architect to define and deliver end-to-end verification strategies for complex IPs. · ...
US, California, Santa Clara4 days ago
-
We are looking for a Mixed-Signal Verification Engineer to help develop and implement mixed-signal verification and IC designs based on team architecture and specifications. · * Experience in Spice Simulation* Systems Verilog modeling experience* Strong understanding of both anal ...
San Jose4 weeks ago
-
We are looking to grow our team with an Mixed-Signal Verification Engineer This person will help develop and implement mixed-signal verification and IC designs based on team architecture and specifications.The ideal candidate will have experience in Systems Verilog and well as in ...
San Jose1 month ago
-
Quest Global is seeking talent for Lead Verification Engineer role. · Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. · Create and enhance constrained-random verification environments u ...
Sunnyvale, CA1 month ago
-
We are looking for a Technical Lead Design Verification Engineers with a flair for being a code breaker , ability to come up hybrid mechanisms for verification of complex ASICs.You'll be responsible for the full life cycle of verification from planning to writing tests to debuggi ...
San Jose1 month ago
-
+We are looking for a Technical Lead Design Verification Engineers with a flair for being a code breaker... · +Contribute to the functional verification of designs. · Plan and execute tests in emulation platforms. · ...
San Jose, CA1 week ago
-
Collaborate with design engineers and architects to define document and implement detailed test plans for the SoC design verification Build and maintain infrastructure environment for automation verification of SoC architecture function and performance Develop reusable testbench ...
San Jose2 weeks ago
-
++The Verification Team Lead will work with design engineers and architects to define test plans, build infrastructure for automation verification, and develop reusable testbenches. · ...
San Jose, CA2 weeks ago
-
Develop and enhance UVM-based testbenches to verify complex designs. · ...
Santa Clara1 month ago
-
Develop and enhance UVM-based testbenches to verify or accelerate the simulation of complex designs at component or subsystem level. · ...
Santa Clara, CA1 month ago
PHY Verification Engineer/Lead - San Jose - InnoPhase IoT
Description
About InnoPhase IoTIf you are keen to work with a bunch of brilliant people with various backgrounds, if you share the same value of working smart and celebrating successes, if you have enthusiasm for big technology in a small company, if your goals are to learn and experience different aspects of work--not just singing the same song every day, you'll find your playground at Innophase IoT.
We are looking for people seeking AWESOMENESS If you're good at what you do, you can work anywhere. If you're the best at what you do, come work at Innophase IoT
Job Description:
Join Innophase IoT group as a hands-on PHY Verification Engineer/Lead and be responsible for Low-power WiFi, BT/BLE verification. You will be involved in the design development cycle, which includes participating in high-level product specifications, UVM Testbench design, test planning, working closely with Systems, SW, and design engineers.
Your specific responsibilities may include but are not limited to the following:
-
Lead Verification Engineer
Only for registered members San Jose, CA
-
Lead Design Verification Engineer
Only for registered members San Jose, California
-
Lead Design Verification Engineer
Only for registered members San Jose
-
PHY Verification Engineer/Lead
Only for registered members San Jose, California, United States
-
Verification Engineer
Only for registered members San Jose, CA
-
Verification Engineer
Only for registered members San Jose
-
Lead Design Verification Engineer
Only for registered members Santa Clara, CA
-
Lead Verification Engineer
Only for registered members Sunnyvale
-
Lead Design Verification Engineer
Full time Only for registered members US, California, Santa Clara
-
Lead Design Verification Engineer
Only for registered members Santa Clara
-
Verification Engineer
Only for registered members San Jose
-
Lead Design Verification Engineer
Only for registered members US, California, Santa Clara
-
Verification Engineer
Only for registered members San Jose
-
Verification Engineer
Only for registered members San Jose
-
Lead Verification Engineer
Only for registered members Sunnyvale, CA
-
Technical Lead Design Verification Engineer
Only for registered members San Jose
-
Technical Lead Design Verification Engineer
Only for registered members San Jose, CA
-
Verification Team Lead
Only for registered members San Jose
-
Verification Team Lead
Only for registered members San Jose, CA
-
verification engineer
Only for registered members Santa Clara
-
verification engineer
Only for registered members Santa Clara, CA