Senior ASIC Design Engineer - San Jose, United States - USA Tech Recruitment

Description

Are you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole?

At European Recruitment we are working alongside a widely successful Bosch, Continental and BMW backed startup with locations in the US and Europe to help them bring on board a senior ASIC design engineer.

Responsibilities:

• Author micro-architecture specifications and participate in specification and test plan reviews.
• Architect and implement complex RTL designs.
• Scope third party IP requirements and solicit vendors.
• Integrate CPU and other relevant IPs into the CPU sub-system.
• Collaborate with the physical design team to resolve implementation and timing issues and to optimize power.
• Analyze code coverage and provide feedback to the verification team to achieve coverage closure.
• Perform diagnostic and post-silicon validation tests, as well as assist with software bring-up in the lab.

What's on offer?

• The opportunity to play a key role in shaping one of the most exciting and impactful startups globally, revolutionizing a future defining market like autonomous driving.
• Competitive benefits package including medical, vision, dental and an employee stock purchase plan.
• Flexible work hours & generous PTO policy.

Qualifications:

• 5+ years of ASIC design experience with a demonstrable track record of RTL logic design in multi-million gate ASICs with Verilog or System Verilog.
• Experience in IP integration, specifically CPU IP into SoC.
• Knowledge of ARM/RISC-V/MIPS Architectures, Memory hierarchy, Cache coherency, Virtual memory, Multicore CPU operation
• Familiarity with AMBA/APB/AXI Protocol
• Familiarity with processor peripheral interfaces like SPI, eMMC, *MII, GPIO, I2C ....
• Hands-on experience in all aspects of the ASIC development process with proficiency in front-end tools and methodologies.
• Familiarity with low power design. UPF flow for defining power intent of chips with multiple power domains
• Previous experience with timing closure at high frequencies is a plus.
• Interest to explore AI architectures for convolution, transformer and other kinds of workloads
• Self-starter and highly-motivated to work in a dynamic start-up environment.
• B.S. (M.S. preferred) degree in Electrical or Computer engineering.

If interested in this role please apply here or send your email direct to -

By applying to this role, you understand that we may collect your personal data and store and process it on our systems. For more information please see our Privacy Notice ().