No more applications are being accepted for this job
- 8+ years of hands-on experience in SV/UVM.
- Must be able to independently own and drive the verification of a block/SS with minimal guidance and support
- Extensive experience in IP/sub-system and/or SoC level verification based on SV/UVM
- Experience in Tesplan and TB development, execution of testplan using high quality constrained random UVM tests to hit coverage goals on time
- Should be good with debug and exposed to all aspects of verification flow including Gatesims
- Experience with verification of ARM/RISC-V based CPU sub-systems or SoCs
- Expertise of protocols like AMBA, PCIe, DDR, HBM, UCIe, USB, Ethernet
- Experience in EDA tools and scripting (Python, TCL, Perl, Shell), revision control Hg, Git