Staff DFT Engineer - Santa Clara - Celestial AI

    Celestial AI
    Celestial AI Santa Clara

    1 week ago

    Description
    About Celestial AI
    As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data center bottlenecks are no longer limited to compute performance, but rather the system's interconnect bandwidth, memory bandwidth, and memory capacity. Celestial AI's Photonic FabricTM is the next-generation interconnect technology that delivers a tenfold increase in performance and energy efficiency compared to competing solutions.
    The Photonic FabricTM is available to our customers in multiple technology offerings, including optical interface chiplets, optical interposers, and Optical Multi-chip Interconnect Bridges (OMIB). This allows customers to easily incorporate high bandwidth, low power, and low latency optical interfaces into their AI accelerators and GPUs. The technology is fully compatible with both protocol and physical layers, including standard 2.5D packaging processes. This seamless integration enables XPUs to utilize optical interconnects for both compute-to-compute and compute-to-memory fabrics, achieving bandwidths in the tens of terabits per second with nanosecond latencies.
    This innovation empowers hyperscalers to enhance the efficiency and cost-effectiveness of AI processing by optimizing the XPUs required for training and inference, while significantly reducing the TCO2 impact. To bolster customer collaborations, Celestial AI is developing a Photonic Fabric ecosystem consisting of tier-1 partnerships that include custom silicon/ASIC design, system integrators, HBM memory, assembly, and packaging suppliers.
    ABOUT THE ROLE
    We are looking for a Staff DFT Engineer with 8+ years of hands-on experience in scan-based DFT implementation, including Scan Streaming Network (SSN) and IJTAG (IEEE This role focuses on end-to-end scan execution, from insertion and verification through DRC closure, coverage improvement, and final DFT signoff. The ideal candidate will own scan quality, coverage closure, and DFT signoff for complex SoC designs.
    ESSENTIAL DUTIES AND RESPONSIBILITIES
    • Lead hands-on scan DFT implementation, including:
      • Scan insertion and stitching
      • Scan Streaming Network (SSN) implementation
      • IJTAG (IEEE 1687) insertion and connectivity
    • Perform scan DFT verification, debug, and DFT DRC closure
    • Debug and resolve scan-related DRCs, connectivity issues, and control signal problems
    • Run, analyze, and debug SpyGlass DFT/RTL checks, partnering with design teams to resolve violations
    • Generate, simulate, and debug ATPG scan patterns
    • Analyze ATPG results and drive scan coverage improvement and closure
    • Develop and validate DFT-related timing constraints (scan, shift, capture, and test modes)
    • Create and maintain TCL scripts for scan insertion, ATPG setup, and coverage analysis
    • Optimize scan implementations for pattern efficiency and test quality
    • Support hierarchical scan integration at both block and SoC levels
    • Collaborate closely with RTL and Physical Design teams to resolve scan-related issues
    • Support pre-silicon DFT signoff and post-silicon pattern bring-up and debug
    • Assist with ATE pattern conversion and scan debug activities
    QUALIFICATIONS
    • Bachelor's degree with 8+ years of relevant experience, OR Master's degree with 6+ years of relevant experience
    • 8+ years of hands-on experience in DFT scan implementation
    • Strong expertise with Siemens Tessent, including:
      • Scan insertion and verification
      • ATPG pattern generation and coverage analysis
      • IJTAG (IEEE 1687) and SSN implementation
    • Strong understanding of:
      • Scan Streaming Network (SSN)
      • IEEE 1149.x, IEEE 1500, and IEEE 1687 standards
    • Proven ability to resolve scan DFT DRCs and drive coverage closure
    • Strong TCL scripting skills for automation and flow customization
    • Experience developing and validating scan and test-mode timing constraints
    • Full DFT lifecycle experience, from RTL/netlist through silicon debug
    • Strong debugging, ownership, and problem-solving skills
    • Excellent verbal and written communication skills
    PREFERRED QUALIFICATIONS
    • Experience with scan compression and advanced scan architectures
    • Post-silicon experience, including:
      • Pattern bring-up and debug
      • Silicon characterization and yield learning
    • Experience mentoring junior engineers or owning DFT scan signoff
    LOCATION: Santa Clara, CA, OR Orange County, CA
    For California Location:
    As an early stage start up, we offer an extremely attractive total compensation package inclusive of competitive base salary, bonus and a generous grant of our valuable early-stage equity. The target base salary for this role is approximately $225, $245, The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.
    We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.
    Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.

  • DFT Engineer

    4 days ago

    Only for registered members Santa Clara

    DFT engineer with experience in testability techniques and features such as SSN Compressed Scan Built-in-Self-Test Boundary Scan. Well versed in JTAG / 1500 / 1687 networks BSDL ICL and PDL knowledge preferable DFT implementation simulation RTL scan insertion ATPG coverage analys ...

  • DFT Engineer

    4 days ago

    Only for registered members Santa Clara, CA

    DFT engineer responsible for testability techniques and features implementation and simulation. · ...

  • DFT Engineer

    2 days ago

    Only for registered members Santa Clara

    We are seeking a highly skilled and motivated DFT Engineer with 6+ years of experience to join our team in Santa Clara, CA. · ...

  • DFT Engineer

    5 days ago

    Only for registered members Santa Clara

    We are seeking a highly skilled and motivated DFT Engineer with 6+ years of experience to join our team in Santa Clara, CA.The ideal candidate will have strong expertise in Design for Testability (DFT) methodologies, test insertion, and validation for complex SoCs. · Define and i ...

  • DFT Engineer

    5 days ago

    Only for registered members Santa Clara

    This Design for Test Engineer role involves delivering complex IPs using advanced Design for Test skills and Tools. · ...

  • DFT Engineer

    5 days ago

    Only for registered members Santa Clara, CA Remote job

    We are seeking highly motivated, energetic team-oriented Individual contributors willing to take the challenge of delivering complex IPs using latest advance Design for Test skills and Tools. · ...

  • DFT Engineer

    1 day ago

    Only for registered members San Jose, CA

    We are seeking a highly skilled and motivated DFT Engineer with 6+ years of experience to join our team in Santa Clara, CA. · ...

  • DFT Engineer

    2 days ago

    Only for registered members San Jose

    We are seeking a highly skilled and motivated DFT Engineer with 6+ years of experience to join our team in Santa Clara, CA. · ...

  • DFT Engineer

    3 weeks ago

    Only for registered members San Jose $120,000 - $192,000 (USD)

    Broadcom's CSG division is seeking a DFT lead position.The successful candidate will be responsible for leading complex network switching ASIC DFx from architecture to implementation and verification. · Drive test quality of products from Design to Production · Participate in sil ...

  • DFT Staff Engineer

    2 weeks ago

    Only for registered members Santa Clara

    We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. · ...

  • CPU DFT Engineer

    1 month ago

    Only for registered members Santa Clara, CA

    This is a job opening for a DFT Engineer to work with chip architects, designers and test engineers to verify the DFT architecture and implementation plans. · Create test vectors or oversee their creation · Validate DFT requirements are being met · ...

  • Senior Engineer, DFT

    3 weeks ago

    Only for registered members Santa Clara $200,000 - $220,000 (USD)

    We are seeking a Senior DFT Engineer with 5+ years of hands-on implementation experience across MBIST, BISR, · Boundary Scan, and IJTAG.This is a highly execution-driven role requiring end-to-end ownership of · DFT insertion, · verification,DRC closure,and test coverage closure ...

  • Senior Engineer, DFT

    3 weeks ago

    Only for registered members Santa Clara, CA

    We are seeking a Senior DFT Engineer with 5+ years of hands-on implementation experience across MBIST,BISR,Boundary Scan,and IJTAG.This is a highly execution-driven role requiring end-to-end ownership of DFT insertion,verification,DRC closure,and test coverage closure from RTL/ne ...

  • Senior DFT Engineer

    2 weeks ago

    Only for registered members Santa Clara $136,000 - $264,500 (USD)

    NVIDIA is a leading technology company that continuously reinvents itself over two decades. · This is our life's work , to amplify human imagination and intelligence. · ...

  • Staff DFT Engineer

    1 month ago

    Only for registered members Santa Clara Full time $225,000 - $245,000 (USD)

    +The Staff DFT Engineer will lead hands-on scan DFT implementation for complex SoC designs. · ++Bachelor's degree with 8+ years of relevant experience, · +Strong expertise with Siemens Tessent, · +Proven ability to resolve scan DFT DRCs and drive coverage closure, · ,1, ...

  • CPU DFT Engineer

    1 month ago

    Only for registered members Santa Clara Full time $142,200 - $213,400 (USD)

    As a DFT Engineer you will work with chip architects to verify the DFT architecture implementation and test plans for VLSI designs. · Bachelor's degree in Electrical Engineering Computer Science or related field and 2+ years of Hardware Engineering Software Engineering Electrical ...

  • Staff DFT Engineer

    1 month ago

    Only for registered members Santa Clara $225,000 - $245,000 (USD)

    We are looking for a Staff DFT Engineer with 8+ years of hands-on experience in scan-based DFT implementation. This role focuses on end-to-end scan execution from insertion and verification through DRC closure coverage improvement and final DFT signoff. · Lead hands-on scan DFT i ...

  • DFT Application Engineer

    3 weeks ago

    Only for registered members Santa Clara

    +We seek a DFT Application Engineer to provide technical support to Intel Foundry Services customers on PDKs, · DFT/DFM insertion, and ATPG validation methodologies.+Provide comprehensive DFT tool/flow/methodology support to address customer issues · and challenges. · Drive quali ...

  • Senior Engineer, DFT

    3 weeks ago

    Only for registered members Santa Clara Full time $200,000 - $220,000 (USD)

    Celestial AI is seeking a Senior DFT Engineer with 5+ years of hands-on implementation experience across MBIST, BISR, Boundary Scan, and IJTAG. · Candidates will partner closely with RTL, Physical Design, and ATE teams to deliver clean DFT signoff and robust test coverage for com ...

  • Staff DFT Engineer

    1 month ago

    Only for registered members Santa Clara, CA

    As Generative AI continues to advance, the performance drivers for data center infrastructure are shifting from systems-on-chip (SOCs) to systems of chips. In the era of Accelerated Computing, data center bottlenecks are no longer limited to compute performance, but rather the sy ...

  • Senior DFT Engineer

    2 weeks ago

    Only for registered members Santa Clara $196,000 - $310,500 (USD)

    NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. · ...

Jobs
>
Santa Clara