ASIC DFT Engineer - Fort Collins
11 hours ago
Job description
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Broadcom's ASIC Product Division (APD) is seeking candidates for a DFT position at our Fort Collins, Colorado, Development Center. The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification, through to implementation and verification culminating in successfully releasing products to production.
The candidate would be required to work on various phases of SoC DFT related activities for APD's designs – DFT Architecture, Test insertion and verification, Pattern generation, Coverage improvement, Post silicon debug and yield improvement to meet the product test metrics. It involves working with the Physical Design & STA team for DFT mode timing closure. The role could also involve direct interaction with external customers.
It is expected that you can code using TCL, PERL, RUBY, PYTHON, C++ or similar.
Responsibilities:
Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for the ASIC
Implementing DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration
Candidate's primary responsibilities will be to verify and validate HBM & Die2Die IP's at ASIC level
Working closely with STA and DI Engineers design closure for test
Generating, Verifying & Debugging Test vectors before tape release.
Validating & Debugging Test vectors on ATE during the silicon bring up phase
Assisting with silicon failure analysis, diagnostics & yield improvement efforts
Interfacing with the customer, physical design and test engineering/manufacturing teams located globally
Working closely with I/P DFT engineers & other stakeholders
Debugging customer returned parts on the ATE
Innovating newer DFT solutions to solve testability problems in 3nm & beyond
Automating DFT & Test Vector Generation flows
Skills/Experience:
Strong DFT background (such as IO and Analog DFT, ATPG and/or Scan, BIST, and others)
Scan Insertion and scan compression background (DFT Compiler, Mentor TestKompress, etc.)
Logic BIST design and debug experience
Well-versed in ATPG vector generation, simulation, and debugging. (TetraMax, Fastscan)
Experience in Verilog coding, testbench generation & simulation
Memory BIST insertion and verification experience on embedded (SRAM, CAM, eDRAM, ROM)
Boundary scan Verification and test vector generation. Should have good knowledge in IEEE1149.1 and IEEE1149.6
Basic knowledge Test-STA and constraints
Strong background on IEE1687, IJTAG, ICL and PDL
The ability to work in a multi-disciplined, cross-department environment
Solid knowledge in analog and digital circuit design, and device physics fundamentals
Good understanding of Si processing, logical and physical synthesis, and transistor reliability principles
Excellent problem solving, debug, root cause analysis and communication skills
Strong understanding of statistical process control and data analysis techniques to drive silicon yield improvements and quality metrics
Project management capabilities to track and prioritize competing deliverables across cross-functional stakeholders including Test Engineering, Reliability, and Operations.
Experience working on ATE is a plus
Experience with Serdes, DDR, PCIE, ENET, CXL IOBIST verification and silicon debug is a plus
Experience working on Tessent SSN is a plus
Education & Experience:
Bachelors in Electrical/Electronic/Computer Engineering and 8+ years of relevant industry experience or Masters Degree in Electrical/Electronic/Computer Engineering and 6+ years of relevant industry experience
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $108,000 - $172,800.
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
Similar jobs
We are looking for an experienced VLSI ATPG design engineer to join AMD's Cores Organization as a technical expert. The candidate will provide leadership for a dedicated team of hardware and software engineers to define and implement CPU-level microarchitecture related to cache h ...
3 weeks ago
Please Note: · 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) · 2. If you already have a Candidate Account, please Sign-In before you apply. · Job Description: · Broadcom's ASIC Product Divi ...
11 hours ago
Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Fort Collins, Colorado Development Center. · Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifications for the ASIC · ...
1 month ago
+h2>Job summary · Broadcom's ASIC Product Division (APD) is seeking candidates for a DFT position at our Fort Collins, Colorado, Development Center. · +h2>Responsibilities · Understanding Broadcom & customer DFT feature requirements & DPPM goals & defining appropriate DFT specifi ...
1 month ago
+Broadcom's ASIC Product Division is seeking candidates for a DFT position at our Fort Collins Colorado Development Center The successful candidate will be responsible for leading DFT programs all the way from chip level DFT specification through to implementation and verificatio ...
1 month ago
We are looking for an experienced VLSI ATPG design engineer to join this innovative team as a technical expert. The candidate will be a key contributor and leader for AMD's next generation cores and caches. · ...
3 weeks ago
We are looking for an experienced VLSI ATPG design engineer to join our team as a technical expert. The candidate will be a key contributor and leader for AMD's next generation cores and caches. · ...
2 weeks ago
Broadcom's ASIC Products Division is seeking a Design Automation Software Development Engineer in the Design For Test (DFT) team developing SoC ASIC products. They will define, develop, deploy and support the methodology, design automation software tools and flow used in ASIC dev ...
3 weeks ago
Broadcom's ASIC Products Division is seeking a Design Automation Software Development Engineer in the Design For Test (DFT) team developing SoC ASIC products. · ...
3 days ago
+ Work on various phases of SoC DFT related activities · + Implementing DFT including Scan MBIST TAP LBIST IO SerDes and other I/P DFT integration · + Validating Debugging Test vectors on ATE during the silicon bring up phase · + Assisting with silicon failure analysis diagno ...
1 month ago
Join AMD as a Cache DFT Verification Engineer in Fort Collins, Colorado. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. · The Role · You will utilize yo ...
17 hours ago
Broadcom's ASIC Product Division (APD) is seeking candidates for a DFT position at our Fort Collins Colorado Development Center. · ...
1 month ago
+Job Summary · At AMD our mission is to build great products that accelerate next-generation computing experiences from AI and data centers to PCs gaming and embedded systems. · We push the limits of innovation to solve the world's most important challenges striving for execution ...
1 month ago
We push the limits of innovation to solve the world's most important challenges—striving for execution excellence, · while being direct,humble,collaborative,and inclusive of diverse perspectives. · The Role · You will utilize your technical expertise to assist in the verification ...
1 month ago
You will utilize your technical expertise to assist in the verification of AMD's next-generation CPU microprocessors. · ...
21 hours ago
Digital Design: SerDes Digital IP Design Engineer oversees definition design verification co-definition and documentation for SerDes development. · Bachelors in Electrical/Electronics engineering with at least 12 years or more experience in a relevant field or Masters in Electric ...
2 days ago
+ Job summary: Tenstorrent is leading the industry on cutting-edge AI technology. + Qualifications:BS/MS in Electrical or Computer Engineering (or equivalent experience) · 5+ years of industry experience in Physical Design and CAD methodology development · ...
2 weeks ago
This Digital Design Engineer will oversee definition, design verification co-definition documentation for SerDes development. · Knowledge of all aspects of process flow from high-level RTL design synthesis RTL/netlist audits Formal verification constraints development analysis w/ ...
3 days ago
Broadcom's ASIC Product Division (APD) is focused on enabling customers to develop products with a sustainable and substantial competitive advantage. APD does this by delivering best in class technology platforms, easy to integrate bleeding edge intellectual property, and by prov ...
3 weeks ago
Broadcom's ASIC Product Division (APD) is focused on enabling customers to develop products with a sustainable and substantial competitive advantage.The PHY Characterization Engineer will be part of a cross functional team developing state of the art die-to-die PHY IP which are u ...
3 days ago