Jobs
>
Palo Alto

    Senior Hardware Engineer - Palo Alto, United States - InDepth Engineering Solutions

    InDepth Engineering Solutions
    InDepth Engineering Solutions Palo Alto, United States

    1 day ago

    Default job background
    Description

    Job Description

    JOB DESCRIPTION

    Responsibilities:

    Role:
    Sr. Physical Design Engineer

    As a Sr.

    physical design engineer, you will contribute to all design phases of physical design of high performance SoC design at both the block and subchip levels, as well as the full-chip level from RTL to GDSII.

    You will collaborate with the Foundry Process Engineer, SoC Architect, Microarchitecture, Packaging, Signal Integrity and Power Integrity teams to drive the overall Physical Design aspects, leading to a successful tapeout and production silicon.

    Key Qualifications include (but not limited to):


    Extensive physical design experiences at both the block level and subchip level, as well as full-chip level is a plus.

    Deep knowledge in physical design, including physical aware synthesis, floorplanning, clock tree implementation, routing, STA timing signoff, and chip-finishing.

    Good knowledge of basic soc architecture. Be able to work with Front-end design team to address timing, congestion and power issues.

    In-Depth Knowledge of design flow from RTL to GDSII.

    Good knowledge of EM-IR sign-off requirements.

    Experience in using EDA tools like Synopsys (/Cadence) for PPA optimization.

    Good script skills such as perl/tcl.

    Responsibilities include (but not limited to):

    Perform subchip level and block level place and route, and close design to meeting performance, power and area.


    Lead and Perform all aspects of full chip SoC integration activities: die size optimization, floorplanning, hard IP integration, partitioning, chip level clock planning, bump placement / RDL routing, power grid generation, full chip STA timing, DFT strategy planning, and final physical verification.

    Good knowledge of timing analysis, power analysis, physical verification (DRC/LVS), and formal verification

    Working knowledge of UPF specification in Power Intent design, implementation, and verification of power gating, level shifter, and isolation.

    Define EM-IR signoff requirements and sign-off methodology.

    Define and support Static and Dynamic, thermal, electro-migration, peak current, di/dt, and effective resistance analysis

    Develop and support Chip-package-Co-Analysis (CPA) and Chip-Power-Model (CPM) on-die model for package & die co-design analysis

    Be an EM-IR sign-off lead with successful tape out track records

    Excellent hand-on experience in voltage drop analysis using redhawk or redhawk-SC

    Excellent hand-on experience and debugging skills of finding root cause of voltage drop and EM issues

    Solid background in EM-IR fundamentals, analytical aptitude and excellent attention to detail


    Requirements

    Perform subchip level and block level place and route, and close design to meeting performance, power and area.


    Lead and Perform all aspects of full chip SoC integration activities: die size optimization, floorplanning, hard IP integration, partitioning, chip level clock planning, bump placement / RDL routing, power grid generation, full chip STA timing, DFT strategy planning, and final physical verification.

    Good knowledge of timing analysis, power analysis, physical verification (DRC/LVS), and formal verification

    Working knowledge of UPF specification in Power Intent design, implementation, and verification of power gating, level shifter, and isolation.

    Define EM-IR signoff requirements and sign-off methodology.

    Define and support Static and Dynamic, thermal, electro-migration, peak current, di/dt, and effective resistance analysis

    Develop and support Chip-package-Co-Analysis (CPA) and Chip-Power-Model (CPM) on-die model for package & die co-design analysis

    Be an EM-IR sign-off lead with successful tape out track records

    Excellent hand-on experience in voltage drop analysis using redhawk or redhawk-SC

    Excellent hand-on experience and debugging skills of finding root cause of voltage drop and EM issues

    Solid background in EM-IR fundamentals, analytical aptitude and excellent attention to detail

    #IND
  • HP

    Director of Hardware Engineering

    2 weeks ago

    HP Palo Alto, United States

    367 Garage: HP's New AI Incubator · How HP is creating new product categories with GenAI · HP is the original Silicon Valley garage company, where two engineers started a global revolution in technology and innovation. Today, HP is going back to its roots with 367 Garage, a new i ...

  • Cygnus Professionals Inc.

    Hardware Engineer

    1 week ago

    Cygnus Professionals Inc. Mountain View, United States

    Role: Hardware Engineer · Location: Mountain View, CA – Onsite/Hybrid (3 Days Onsite, 2 Days remote- in a Week). · WHAT We are looking for here. · Develop Electronics board, controller model development experience · Memory, High Speed Design Experience · Requirements: · Design ...

  • BrickRed Systems

    Hardware Engineer

    2 weeks ago

    BrickRed Systems Mountain View, United States

    We are seeking for a highly skilled Python Developer with a deep understanding of Design for Testability (DFT) concepts and tools to join our dynamic team as a contractor. The ideal candidate will excel in Python programming, have a strong grasp of DFT methodologies, and be exper ...

  • eTeam

    Hardware Engineer

    1 week ago

    eTeam Mountain View, United States

    Job title:- Hardware Engineer Sr · Location:- Mountain View, CA 94043 · Duration:- 12 months · Note: · This role is similar to RTL design Engineer with strong experience in high speed PCIe designs and protocols, digital design principles in SoC and/or IP development, must hav ...

  • The Ash Group

    Hardware Engineer

    1 week ago

    The Ash Group Mountain View, United States

    **No C2C** · Hardware Engineer , Sr. · # Of Openings: 1 · PR: $74.32/ Hr w2 · Setting: Onsite · Location: Mountain View, CA · Duration: 12 months · Job Title: Contract Hardware Engineer Sr. · What We Are Looking For: · 7+ years of related technical engineering experience · 5+ ye ...

  • The Ash Group

    Hardware Engineer

    1 week ago

    The Ash Group Mountain View, United States

    What We Are Looking For:7+ years of related technical engineering experience · 5+ years of experience applying digital design principles in SoC and/or IP development. · Proficient in Verilog/System Verilog coding constructs. · Knowledge of front-end tools (Verilog simulators, Con ...

  • HP

    Director of Hardware Engineering

    1 week ago

    HP Palo Alto, United States

    367 Garage: HP's New AI Incubator · How HP is creating new product categories with GenAI · HP is the original Silicon Valley garage company, where two engineers started a global revolution in technology and innovation. Today, HP is going back to its roots with 367 Garage, a new ...

  • Hewlett Packard Enterprise

    Director, Hardware Engineering

    6 hours ago

    Hewlett Packard Enterprise Palo Alto, United States

    Director, Hardware Engineering page is loaded · Director, Hardware Engineering · Apply · locations · Palo Alto, California, United States of America · time type · Full time · posted on · Posted 2 Days Ago · job requisition id · 3133694 · Director, Hardware Engineering · Descripti ...

  • Athelas

    Hardware Engineer

    1 day ago

    Athelas Mountain View, United States

    [Full Time] Hardware Engineer at Athelas (United States) | BEAMSTART Jobs · Hardware Engineer · Athelas United States · Date Posted · 31 Oct, 2022 · Work Location · Mountain View, United States · Salary Offered · Not Specified · Job Type · Full Time · Experience Required · 1+ y ...

  • Collabera

    Hardware Engineer

    3 days ago

    Collabera Mountain View, United States

    Home · Search Jobs · Job Description · Hardware Engineer · Contract: Mountain View, California, US · Salary: $75.00 Per Hour · Job Code: · End Date: · Days Left: 25 days, 3 hours left · Apply · Position: Hardware Engineering Technician · Location: Mountain View · Durat ...

  • Cygnus Professionals

    Hardware Engineer

    5 days ago

    Cygnus Professionals Mountain View, United States

    Role: Hardware Engineer · Location: Mountain View, CA Onsite/Hybrid (3 Days Onsite, 2 Days remote- in a Week). · WHAT We are looking for here. · Develop Electronics board, controller model development experience · Memory, High Speed Design Experience · Requirements: · Des ...

  • Capgemini

    Hardware engineer

    2 weeks ago

    Capgemini Mountain View, United States

    Title: Hardware Engineer Location: Mountain View CA Duration: Full Time Position Description: · • Design of compute PCBs for automotive systems. · • Work with component suppliers to select and support hardware solutions. · • Understanding the basics of SI/PI for board design ...

  • PsiQuantum

    Instrument and Control Hardware Engineer

    4 weeks ago

    PsiQuantum Palo Alto, United States

    PsiQuantum is on a mission to build the world's first fault tolerant quantum computer capable of tackling today's most intractable computational challenges to deliver transformative results. We know that means it will need roughly 1 million qubits and will be building scale in si ...

  • Swivl

    Hardware Engineer

    1 week ago

    Swivl Menlo Park, United States

    Swivl is a reflective tools company. We're a passionate, distributed team of technologists, educators, and innovators committed to improving our education system to meet the needs of the present and the future. Over 75,000 schools use our award-winning tools and we are about to l ...

  • Swivl

    Hardware Engineer

    4 weeks ago

    Swivl Menlo Park, United States

    Swivl is a reflective tools company. We're a passionate, distributed team of technologists, educators, and innovators committed to improving our education system to meet the needs of the present and the future. Over 75,000 schools use our award-winning tools and we are about to l ...

  • Ursus Inc

    Hardware Engineer

    2 weeks ago

    Ursus Inc Menlo Park, United States

    JOB TITLE: Hardware Engineer III · LOCATION: Sunnyvale, CA · DURATION: 2 Year · PAY RANGE: $70-$75/hour · Summary: · The main function of a metrology engineer is to evaluate both custom-design and OTS sensor to contribute to sensor technology innovation and AR/VR, and other weara ...

  • LanceSoft

    Hardware Engineer

    5 days ago

    LanceSoft Mountain View, United States

    Location: Mountain View, CA 94043 · This role is similar to RTL design Engineer with strong experience in high speed PCIe designs and protocols, digital design principles in SoC and/or IP development, must have design background in Arteris NoC (Network on Chip) RTL generation or ...

  • Capgemini Engineering

    Hardware Design Engineer

    3 weeks ago

    Capgemini Engineering Mountain View, United States

    Title: Hardware Engineer · Location: Mountain View CA · Duration: Full Time · Position Description: · •Design of compute PCBs for automotive systems. · •Work with component suppliers to select and support hardware solutions. · •Understanding the basics of SI/PI for board design · ...

  • BrickRed Systems

    Hardware Design Engineer

    2 weeks ago

    BrickRed Systems Mountain View, United States

    The main function of the Hardware Design Engineer is to be a part of the test-plan generation process, creating, testing, and implementing various verification plans. · Job Responsibilities: · • Define, document, and implement a UVM verification environment including agents and s ...

  • BrickRed Systems

    Hardware Verification Engineer

    1 week ago

    BrickRed Systems Mountain View, United States

    We are seeking an experienced and highly skilled Silicon Verification Engineer to join our dynamic team. The ideal candidate will have a robust background in ASIC design and verification, with a strong proficiency in SystemVerilog and UVM methodologies. You will be responsible fo ...