Design Verification Engineer - Austin, United States - Whoznxt

    Whoznxt
    Whoznxt Austin, United States

    3 weeks ago

    Default job background
    Description
    Design Verification Engineer (GPU)6 Months ContractLocal to market in Austin, TX
    • Hybrid onsite 3 days per week (No Remote candidate)As a GPU Design Verification Engineer, your talents will ensure the quality at the heart of our GPU architecture.
    Creativity is a necessity to overcome the challenges inherent to verifying the proper operation of our low-power GPU.

    Versatility and broad knowledge of state-of-the-art verification techniques including the most up-to-date IEEE UVM version will place you among the elite within our profession.


    RequirementsRole and Responsibilities:


    Key Responsibilities IncludeWork with architects and designers to build verification environments and test plansCraft functional verification coverage strategy to ensure complete test suite implementationDevelop assertions and checks to optimize isolation time and produce meaningful failing signaturesAnalyze failing tests to root cause along, working with RTL and reference modeling teamsProvide input on Architectural and Micro-Architectural specifications for testability and accuracyExamine code coverage results, identifying exclusions and improving stimulusTake ownership of key milestone closure by meeting phase gate pass rates, coverage quality, and other quality metricsSkills And QualificationsMinimum requirements:BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification roleProficient in System Verilog/UVM/OVM, and OOP/C++Deep understanding of constrained randomization and the development of efficient test suitesExperience with code coverage and functional coverage-driven verification methodology.

    Experience in creating, running and debugging of SystemVerilog/UVM constraint-random testbench.
    Working knowledge of scripting languages such as Python or PerlUnderstanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelinesPreferred QualificationsMS CE/EE with 5+ years of industry experience in verificationGood verbal and written communication skillsExperience of GPU or CPU is a plus#J-18808-Ljbffr