- Develop and implement high-performance, low-power, and area-efficient digital designs for ASICs and SoCs using industry-standard EDA tools.
- Work closely with design teams to understand the requirements and constraints of the design, and provide feedback on design feasibility, timing, and power.
- Write and implement block level and top level constraints for synthesis, perform timing closure, and gate level simulation.
- Develop and implement synthesis flows and methodologies, and drive improvements in the design process.
- Debug and resolve design issues related to synthesis, timing, power, and area.
- Design and support DFT flows, including scan insertion and ATPG.
- Optimize designs for power, performance, and area, and meet design goals within the given schedule. Implement memory BIST and repair, and support post-silicon validation.
- Implement pipelining at different levels for performance optimization and timing closure.
- Perform power analysis and optimize designs for low power.
- Bachelor's/Master's degree in Electrical/Electronic Engineering or Computer Science. At least 10 years of experience in ASIC/VLSI design, with a focus on synthesis, design, and DFT.
- Strong understanding of digital design principles, and experience with RTL coding in Verilog/SystemVerilog.
- In-depth knowledge of synthesis methodologies and tools from leading EDA vendors ( Genus, Tempus, DC, PrimeTime, etc).
- Experience with writing design constraints for synthesis, timing closure, gate level simulation, and pipelining at different levels for performance optimization and timing closure.
- Experience with DFT flows, including scan insertion and ATPG.
- Familiarity with physical design and backend flow.
- Experience with power analysis and optimization flows such as power gating, clock gating, voltage scaling, and dynamic voltage frequency scaling.
- Experience with memory BIST and repair, and post-silicon validation.
- Experience with deep technology nodes and very large designs.
- Experience with scripting languages such as Perl, Python, or Tcl.
- Excellent problem-solving skills and ability to work independently and in a team environment.
- Strong communication and interpersonal skills, with the ability to interact effectively with cross-functional teams.
- Proven track record of delivering successful designs on time and meeting performance, power, and area goals.
-
Mechanical Design Engineer 4
3 weeks ago
Dawar Consulting, Inc. Milpitas, United StatesOur client, a world leader in the semiconductor industry, is looking for a "Mechanical Design Engineer 4". · Job Title: Mechanical Design Engineer 4 · Shift Hours: 9 AM- 5 PM · Job Duration: Long-term Contract on W2 (Onsite) · Location: Milpitas, CA · Company Benefits: · Health ...
-
Design Engineer
2 weeks ago
Midas Consulting Santa Clara, United StatesTitle: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: · Professional Experience 5-6 Years · Create concepts and · DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowled ...
-
Design Engineer/Senior Design Engineer
3 weeks ago
NVIDIA Corporation Santa Clara, CA, United StatesSenior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...
-
Design Engineer
3 weeks ago
Midas Consulting Santa Clara, United StatesTitle: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: Professional Experience 5-6 Years · Create concepts and DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowledge ...
-
Project engineer for CAD design
4 days ago
Phoenix Ventures Moffett, United StatesWhat can you expect? · You will plan spray experiments and design spray dryer systems · You will communicate with customers and provide advice · You will create quotes in collaboration with sales · You will create components in SAP and generate bills of materials · You will creat ...
-
Design Engineer/Senior Design Engineer
3 weeks ago
CYNET SYSTEMS Santa Clara, CA, United StatesJob Description: · Pay Range $50.64hr - $75.92hr · Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff. · Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automatin ...
-
Design Engineer
2 weeks ago
Infobahn Softworld Inc San Jose, United StatesJOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of ...
-
Engineering Designer Llnl
1 week ago
General Atomics and Affiliated Companies Livermore, United StatesGeneral Atomics (GA), and its affiliated companies, is one of the world's leading resources for high-technology systems development ranging from the nuclear fuel cycle to remotely piloted aircraft, airborne sensors, and advanced electric, electronic, wireless and laser technologi ...
-
Design Engineer
2 days ago
Dover Corporation San Jose, United StatesAs a Design Engineer, you will be responsible for the design and development of analog and digital electronic hardware for PSG Dovers various sensing and control instrumentation products. You will collaborate with various departments in a fast-paced Design Engineer, Hardware, Ele ...
-
Design Engineer
1 week ago
Broadcom Corporation San Jose, United StatesBroadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our groups mission is to provide an advanced timing sign-off flow to Broadcoms chip teams with the goal to achieve be Design Engineer, Development, E ...
-
Design Engineer
3 weeks ago
Innogrit San Jose, United StatesJob Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...
-
Senior Design Engineer
6 days ago
NVIDIA Santa Clara, United StatesWe are now looking for a Senior Hardware Design Engineer for our Tegra group: · NVIDIA is seeking passionate Senior Hardware Design Engineers to verify, design and verify the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multiface ...
-
Design Engineer
2 days ago
Wilden Pump & Engineering San Jose, United StatesPSG is the global pump, metering and dispensing-solution expert, enabling the safe and efficient transfer of critical and valuable fluids that require optimal performance and reliability in applications where it matters most. Additionally, PSG is a leading provider of flow meters ...
-
Design Engineer/Senior Design Engineer
3 weeks ago
USA Tech Recruitment San Jose, CA, United StatesAre you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? · At European Recruitment we are working alongside a widely successful ...
-
Design Engineer
1 week ago
BKF Engineers San Jose, United States· We are hiring a Design Engineer to work out of our San Jose office · We are looking for an individual who can apply standard engineering techniques, procedures, and criteria using their education, experience and judgment. You will provide assistance to the Project Engineers a ...
-
Design Engineer
2 days ago
Dover Corporation San Jose, United StatesPSG is the global pump, metering and dispensing-solution expert, enabling the safe and efficient transfer of critical and valuable fluids that require optimal performance and reliability in applications where it matters most. Additionally, PSG is a leading provider of flow meters ...
-
Design Engineer/Senior Design Engineer
3 weeks ago
Cepton Technologies San Jose, CA, United StatesCepton (Nasdaq: CPTN), a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and p ...
-
Physical Design Engineer
6 days ago
Marvell Technology Santa Clara, United StatesMarvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell, you can affect th ...
-
Design Engineer
1 week ago
Infobahn Softworld San Jose, United StatesJOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of des ...
-
Analog Design Engineer
2 weeks ago
Intellectt Inc Santa Clara, United StatesJob Description & Skill Requirement: · 5- 10yrs Exp range engineers Required · Port schematics from the previous project · Run pre-layout simulations and implement ECOs to meet design targets · Prepare and present Pre-Layout Design Review · Guide layout engineer to implement the ...
Senior ASIC/VLSI Synthesis and Design Engineer - Santa Clara, United States - Celestial AI
Description
About Celestial AIAs the industry strives to meet the demands of the AI workloads, bottlenecks in data transfers between processors and memory have hindered progress. The Photonic Fabric based Memory Fabric provides an optically scalable solution to the 'Memory Wall' problem, enabling tens of Terabytes of memory capacity at full HBM bandwidths with low tens of nanoseconds of latency and extremely low power. The Photonic Fabric based Compute Fabric enables Terabyte class bandwidth between compute nodes at low latency and power. Photonic Fabric delivers a transformative leap in AI system performance, ten years more advanced than existing technologies.
Job Description:
We are seeking a highly skilled Senior ASIC/VLSI Synthesis and Design Engineer to join our team. The successful candidate will be responsible for developing and implementing complex digital designs for high-performance ASICs and SoCs. The role will involve working closely with design teams to optimize the designs for power, performance, and area while meeting stringent time-to-market constraints. The ideal candidate should have a strong background in ASIC/VLSI design flow, digital design, and synthesis methodologies, as well as experience in clock level and top-level synthesis, timing closure, gate level simulation, DFT, power analysis, memory BIST and repair. Experience with deep technology nodes and very large designs is also essential.
ESSENTIAL DUTIES AND RESPONSIBILITIES:
As an early startup experiencing explosive growth, we offer an extremely attractive total compensation package, inclusive of competitive base salary and a generous grant of our valuable early-stage equity. The target base salary for this role is approximately $175, $195, The base salary offered may be slightly higher or lower than the target base salary, based on the final scope as determined by the depth of the experience and skills demonstrated by candidate in the interviews.
We offer great benefits (health, vision, dental and life insurance), collaborative and continuous learning work environment, where you will get a chance to work with smart and dedicated people engaged in developing the next generation architecture for high performance computing.
Celestial AI Inc. is proud to be an equal opportunity workplace and is an affirmative action employer.
#LI-Onsite