Sr. Principal DSP Architect - San Jose, CA
5 hours ago
Job description
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the full potential of modern AI. Astera Labs' Intelligent Connectivity Platform integrates CXL, Ethernet, NVLink, PCIe, and UALink semiconductor-based technologies with the company's COSMOS software suite to unify diverse components into cohesive, flexible systems that deliver end-to-end scale-up, and scale-out connectivity. The company's custom connectivity solutions business complements its standards-based portfolio, enabling customers to deploy tailored architectures to meet their unique infrastructure requirements. Discover more at
Role Overview As a Sr. Principal DSP Architect, you will be the technical visionary leading the definition and development of next-generation Digital Signal Processing (DSP) architectures. Your focus will be on high-speed PAM4 (Pulse Amplitude Modulation 4-level) systems and coherent/direct-detect optical transceivers. You will bridge the gap between theoretical communications theory and silicon implementation, driving the roadmap for 800G, 1.6T, and beyond.
Key Responsibilities
- Architectural Leadership: Lead the definition of DSP micro-architecture for high-performance ASICs, focusing on low-power, high-throughput data paths.
- Algorithm Development: Design, model, and simulate advanced DSP algorithms for:
- Adaptive Equalization (FFE, DFE, MLSE).
- Forward Error Correction (FEC).
- Clock and Data Recovery (CDR).
- Chromatic Dispersion (CD) and Polarization Mode Dispersion (PMD) compensation.
- Modeling & Simulation: Develop bit-accurate and performance-accurate models using Python, MATLAB, or C++ to validate architectural choices against Bit Error Rate (BER) targets.
- Cross-Functional Collaboration: Work closely with Analog Mixed-Signal (AMS) designers to optimize the ADC/DAC interface and with RTL teams to ensure power-efficient hardware implementation.
- Performance Trade-offs: Conduct rigorous Power, Performance, and Area (PPA) analysis to balance complex DSP requirements with the thermal and size constraints of optical modules (e.g., QSFP-DD, OSFP).
- Standards Contribution: Represent the company in industry standards bodies (IEEE 802.3, OIF) to influence future optical communications protocols.
Required Qualifications
- Education: PhD or MS in Electrical Engineering, Communication Theory, or a related field.
- Experience: 12+ years of experience in DSP design, specifically for high-speed SerDes or optical communications.
Technical Deep Dive:
- Expertise in PAM4 signaling and the associated challenges (non-linearity, SNR requirements).
- Deep understanding of Digital Filter Design (FIR, IIR) and adaptive signal processing.
- Experience with high-speed ADC/DAC architectures and their impact on DSP performance.
- Tooling: Proficiency in MATLAB/Simulink, Python (NumPy/SciPy), and SystemC.
- Silicon Success: A proven track record of taking complex DSP architectures from concept through tape-out to high-volume production.
Preferred Skills
- Experience with Coherent Optical technologies (QAM, polarization multiplexing).
- Knowledge of Machine Learning applications in DSP for non-linearity compensation.
- Familiarity with hardware description languages (Verilog/SystemVerilog) and the synthesis flow
The base salary range is $210,000 USD – $260,000 USD. Your base salary will be determined based on location, experience, and employees' pay in similar positions.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
Similar jobs
Join Marvell's Data Center Engineering (DCE) Connectivity DSP Team, where we design and develop high-speed, low-power electrical and optical transceivers using PAM4 and advanced modulation schemes with FEC (Forward-Error-Correction). · Architect and simulate advanced DSP systems; ...
1 month ago
This is an opportunity to contribute to cutting-edge solutions in AI and cloud infrastructures. · Architect and simulate advanced DSP systems; define key features, performance targets, and detailed specifications to guide both analog and digital design teams. · Conduct research i ...
1 month ago
+About Marvell: Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures our innovative technology is enabling new possibilities. · +Architect and ...
4 weeks ago
We are seeking a Senior DSP Architect to lead the design and development of signal processing architectures and algorithms for next-generation physical layer/mixed-signal SoCs. · Master's or Ph.D in Electrical Engineering, Computer Science, or a related field · 5+ years of experi ...
1 month ago
We are seeking a Senior DSP Architect to lead the design and development of signal processing architectures and algorithms for next-generation physical layer/mixed-signal SoCs. You will work closely with multidisciplinary teams across system, hardware, and software to deliver hig ...
1 month ago
We are seeking a DSP System Architect to optimize digital signal processing (DSP) architectures for high-speed SerDes (Serializer/Deserializer) transceivers. This role defines system-level architecture, algorithms, and performance needs. · Collaborate with analog, digital, and mi ...
3 weeks ago
We are looking for an Architect DSP to join our team at Marvell. As an Architect DSP, you will lead the design and simulation of digital signal processing architecture and define key capabilities and performance requirements. · ...
2 weeks ago
We are seeking an experienced DSP architect to lead our team in delivering innovative solutions for high-speed Ethernet communication technologies.As an architect at Marvell you can affect individual lives by creating purposeful innovations with enduring impact. · ...
2 weeks ago
+Design and simulate DSP architecture+Lead to design and simulate DSP architecture+, define key capabilities,+Create DSP and FEC hardware block specifications appropriate for RTL implementation.+Perform research activities in digital signal processing for Base-T, ...
2 weeks ago
Astera Labs is seeking a Sr. Principal DSP Architect to lead the definition and development of next-generation Digital Signal Processing (DSP) architectures for high-speed PAM4 systems and coherent/direct-detect optical transceivers. · ...
3 weeks ago
Astera Labs is seeking a Sr. Principal DSP Architect to join their team in San Jose, US. · ...
1 month ago
You will be the technical visionary leading the definition and development of next-generation Digital Signal Processing (DSP) architectures. · Bridge the gap between theoretical communications theory and silicon implementation, driving the roadmap for 800G, 1.6T, and beyond. · ...
3 weeks ago
This position requires a full-time presence in our San Jose office. We are seeking a Principal Software Engineer with expertise in DSP and Algorithms to work on complex vision and audio processing applications. · ...
1 month ago
Help implement customer processing pipelines that include Deep Neural Networks (DNNs), Large Multimodal Models (LMM) for audio and video applications. Architect, Design and Implement Audio and Video Processing functions (APIs) for ML applications using on chip vector DSP and ARM ...
1 month ago
We are seeking Senior System Application Engineer to join our dynamic team in San Jose. You will work in a fast-paced environment focused on validating next-generation high-speed modules. · Characterize TIA/EML/SiPho optical components. · Develop automation scripts for test execu ...
1 week ago
++The Verification Team Lead will work with design engineers and architects to define test plans, build infrastructure for automation verification, and develop reusable testbenches. · ...
3 weeks ago
As an ML Accelerator Compiler Developer you will design and optimize compilers for Machine Learning accelerators. · Develop and optimize compiler toolchains for ML accelerators including front-end parsing intermediate representation IR transformations and backend code generation. ...
1 week ago
Design and optimize compilers for Machine Learning (ML) accelerators. · ...
1 week ago
We are seeking a Full-Stack Motor Control Engineer who combines strong control-theory expertise with deep embedded-firmware capability and a practical understanding of inverter hardware and sensors. · Architect, implement, and tune current control loops for PMSM and BLDC actuator ...
1 week ago
Collaborate with design engineers and architects to define document and implement detailed test plans for the SoC design verification Build and maintain infrastructure environment for automation verification of SoC architecture function and performance Develop reusable testbench ...
3 weeks ago