Lead Principal Engineer – NPU RTL Architecture - Mountain View, CA
5 days ago

Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
The Principal Engineer, RTL Design within the NPU Hardware & Software organization, is a senior individual contributor role for an engineer with deep expertise in RTL design and development for complex digital systems, including neural processing units (NPUs) or similar advanced ...
6 days ago
We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices using the RISC-V Architecture. · This is where you come in.As a CPU Micro-architecture and RTL Design Engineer, you will work with chip architects to conceive of the micro-ar ...
1 week ago
We are hiring talented engineers for CPU RTL development targeted for high performance, low power devices using the RISC-V Architecture. As a CPU Micro-architecture and RTL Design Engineer, you will work with chip architects to conceive of the micro-architecture, and also help wi ...
1 week ago
RISCV CPU Systems Architecture/RTL Engineer – Senior Level
Only for registered members
We are hiring talented engineers for RISCV CPU RTL development targeting high-performance low-power devices. · Explore performance and power optimization opportunities in collaboration with the CPU modeling team. · Develop high-level architecture and microarchitecture specificat ...
1 month ago
RISCV CPU Systems Architecture/RTL Engineer – Senior Level
Only for registered members
We are hiring talented engineers for RISCV CPU RTL development targeting high-performance low-power devices.In this role you will contribute to architecture and product definition and be responsible for microarchitecture and RTL execution of CPU system features. · ...
1 month ago
· Company: · Qualcomm Technologies, Inc.Job Area: · Engineering Group, Engineering Group > CPU EngineeringGeneral Summary: · We are hiring talented engineers for RISCV CPU RTL development targeting high-performance, low-power devices. In this role, you will contribute to archite ...
4 days ago
Microarchitect & RTL Design Engineer | Hybrid in Mountain View, CA · Acceler8 Talent is seeking an experienced Microarchitect & RTL Design Engineer to join a well funded startup whose hardware promises to drastically change the economics of compute for the worlds' largest models. ...
5 days ago
We are seeking an experienced Microarchitect & RTL Design Engineer to join a well funded startup whose hardware promises to drastically change the economics of compute for the world's largest models. · Bachelor's degree in Electrical Engineering, Computer Engineering, or equivale ...
1 month ago
A well-funded startup seeks an experienced Microarchitect & RTL Design Engineer to join their team. · ...
1 month ago
+Dice is the leading career destination for tech experts at every stage of their careers. Our client, Goldenpick Technologies LLC, is seeking a Principal RTL Design Engineer with deep expertise in RTL design and development for complex digital systems. · ...
3 weeks ago
Microarchitect & RTL Design Engineer | Hybrid in Mountain View, CA · Acceler8 Talent is seeking an experienced Microarchitect & RTL Design Engineer to join a well funded startup whose hardware promises to drastically change the economics of compute for the worlds' largest models. ...
1 week ago
Role: Principal Engineer, RTL Design · Location: Mountain View, CA (Onsite) · Job Type: Contract · Project description · The Principal Engineer, RTL Design within the NPU Hardware & Software organization, is a senior individual contributor role for an engineer with deep expertise ...
2 days ago
The Principal Engineer will lead the design and implementation of complex RTL blocks, modules, and subsystems using Verilog/SystemVerilog for NPU architectures. · He/She will drive architectural and RTL decisions to optimize performance, power efficiency, · and area (PPA) for AI ...
1 month ago
The Principal Engineer, RTL Design within the NPU Hardware & Software organization is responsible for leading technical initiatives in architecture design implementation validation of critical NPU subsystems used in ADAS autonomous driving and in-vehicle AI applications. · ...
1 week ago
The Principal Engineer, RTL Design within the NPU Hardware & Software organization is a senior individual contributor role for an engineer with deep expertise in RTL design and development for complex digital systems including neural processing units NPUs or similar advanced comp ...
1 month ago
The Principal Engineer will lead the design and implementation of complex RTL blocks for NPU architectures. They will collaborate with architects to define specifications and translate requirements into robust solutions. The role requires expertise in Verilog/SystemVerilog and ED ...
2 weeks ago
The Principal Engineer, RTL Design within the NPU Hardware & Software organization, is a senior individual contributor role for an engineer with deep expertise in RTL design and development for complex digital systems. · Lead the design and implementation of complex RTL blocks, m ...
2 weeks ago
The Principal Engineer will lead the design and implementation of complex RTL blocks, modules, and subsystems using Verilog/SystemVerilog for NPU architectures. · ...
2 weeks ago
Role: Principal Engineer, RTL Design · Location: Mountain View, CA (Onsite) · Job Type: Contract · Project description · The Principal Engineer, RTL Design within the NPU Hardware & Software organization, is a senior individual contributor role for an engineer with deep expertise ...
1 day ago
The Principal Engineer is a senior individual contributor role for an engineer with deep expertise in RTL design and development for complex digital systems. · ...
3 weeks ago