Design Verification Engineer - Killeen, United States - Socionext America Inc.

Description

This range is provided by Socionext US. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.
Base pay range

$120,000.00/yr - $180,000.00/yr
Direct message the job poster from Socionext US
Socionext Inc. (SNI) is an innovative enterprise that designs, develops and delivers System-on-Chip solutions to customers worldwide.

The company is focused on AR/VR, ADAS, imaging, networking, data storage and other dynamic technologies that drive today's leading-edge applications.

Socionext combines world-class expertise, experience, and an extensive IP portfolio to provide exceptional solutions and ensure a better quality of experience for customers.

Founded in 2015, Socionext Inc.

is headquartered in Yokohama, and has offices in Japan, Asia, United States and Europe to lead its product development and sales activities.

Socionext America Inc. (SNA), a wholly owned subsidiary of SNI located in Milpitas, CA.

Primary Responsibilities Include:

Responsible for all aspects of verification methodology employed and for ensuring the application of uniform standards and adoption of best practices.

Work and liaison with other Design Verification teams within our customer sites to identify holes in the design verification flow and implement corrective action.

Overall, responsible for verification of ASIC designs To include such things as:

Design Verification– Implement test benches in UVM and System Verilog, run regressions at RTL and gate level, generate and report DV metrics with respect to bug tracking and code coverage, debug failures and provide feedback to the design team.

Responsible for oversight and completion of debugging problems and troubleshooting in

Real Time .

This includes being responsible for Debugging Designs for High throughput, Low Latency of Pipeline and Dynamic Power Management at full system level .

Setup Verification Regression suites at RTL Level & Corresponding Netlist Level after Synthesis to test any/all Corner case conditions.
Work closely with Socionext's design team to ensure the Company is meeting design requirements for projects


This may include:
review of specifications, understanding chip architecture, developing tests & coverage plans, and defining methodology & test benches.

Work closely with Socionext's Custom SoC department to provide great customer service to our clients and the projects at hand.

Support, encourage and drive timely and accurate deliverables with customers within schedules

Necessary Qualifications:
BS or MS in Computer Science or Electrical Engineering.
5-10+ years of industry experience bringing silicon ICs into high volume production.
Must have strong experience with UVM.
Must have a full chip verification experience
Experience of leading a single project.
Knowledge of industry standard interfaces. Extensive Familiarity with Verilog, Simulation tools & demonstrated ability to debug Problems & Troubleshoot in Real Time.
Sound knowledge of ARMv8, interconnect, memory coherence and memory architectures
Familiarity with Formality & most popular Verification Tools.

(Key knowledge should include such topics as:
IP validation, Gate level verification, FPGA Validation, Emulation, Silicon Validation, Reference Board bring up verification, Silicon Bring up, DFx, Low Power Verification)

Expertise in writing Perl / Python , awk, sed & Common Scripts to automate the Verification Tasks for CPU plus all Chip peripherals – USB, PCIe, MIPI, SDIO, PCI E & DDR Controllers.

Advanced knowledge of ASIC design and verification flow including RTL design, simulation, test bench development, regression, equivalence checking, timing analysis, scan insertion and test pattern generation
Experience with low-level programming of systems in C/C++.
Experienced in writing scripts in languages such as Perl, Python, and Tcl.
Functional understanding of constrained random verification process, functional coverage, and code coverage.
Low power verification UPF
Team player with excellent communication skills and the desire to take on diverse challenges.

Other Qualifications:
Good knowledge of low power camera and imaging systems is a plus
Experience with formal verification tools is a plus.
CPU Security, Secure boot, Secure JTAG
Familiarity with ARM architecture
Familiarity with scripting/programming with Perl/Python, Tcl, C/C++
Seniority level

Seniority level

Mid-Senior level
Employment type

Employment type

Full-time
Job function

Job function

Design, Engineering, and Manufacturing
Industries

Semiconductor Manufacturing
Referrals increase your chances of interviewing at Socionext US by 2x
Get notified about new

Design Verification Engineer

jobs in

San Francisco Bay Area .
San Francisco Bay Area

$90,000 - $105,000

1 month ago
San Francisco, CA

$100,000 - $150,000

2 months ago
San Jose, CA

$125,300 - $186,800

3 weeks ago
Sunnyvale, CA

$111,000 - $164,000

1 month ago
San Leandro, CA

$82,000 - $110,000

3 weeks ago
Electrical Engineer, all seniority levels

Mountain View, CA

$100,000 - $150,000

2 months ago
Electrical Engineer I (Entry Level NON E.I.T or P.E.)

San Francisco, CA

$130,000 - $200,000

1 month ago
We're unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr