No more applications are being accepted for this job
- 5-15 year's industry experience in a design verification role.
- Proficient in System Verilog/UVM/OVM, OOP/C++
- Knowledge of GPU, experience with Shader, Texture, or Memory System a plus
- Experience with code coverage and functional coverage driven verification methodology.
- Experience in creating, running and debugging of SystemVerilog/UVM constraint-random Testbench.
- Excellent working knowledge of scripting languages such as Python or Perl.
- Understanding of micro-architecture, logic design, FSMs, arithmetic datapath pipelines.
- Strong functional verification experience including Test planning, Testbench Architecture, Test/Coverage Model/Assertion Development.
- Strong debugging skills
- Strong programming skills with good understanding of algorithms and data structures
- Good verbal and written communication skills.
Design Verification Engineer - Sealy, United States - Mastech Digital
Description
Job Title :
Design Verification EngineerLocation:
Austin, TX
If the following job requirements and experience match your skills, please ensure you apply promptly.
Requirements
Recruiter Name:
Divya Mishra
Recruiter Phone:
or Recruiter Email Id : Employment Opportunity#Mastech1
#J-18808-Ljbffr