Jobs
>
Santa Clara

    Photonic Engine Designer - Santa Clara, CA, United States - BuildSubmarines

    BuildSubmarines background
    Description

    Job Details:

    Job Description:


    Intel Silicon Photonics Product Division (SPPD) is at the forefront of silicon photonics integration and is at the heart of Intel's transformation from a PC company to a company that powers the cloud and billions of smart, connected computing-devices.

    Since announcing the world's first hybrid silicon laser nearly a decade ago, our team continues to lead the industry with cutting-edge technology and efficient, scalable high-volume manufacturing.

    Our dedication to advanced development ensures that Intel Silicon Photonics continues to drive future data center bandwidth growth with smaller form factors, co-packaging and higher speeds from 800G today to 1.6T+ and beyond tomorrow.

    We are looking for great talent to accelerate this journey so if you are interested in joining our leading organization then we want to hear from you.


    We are seeking a seasoned technical leader in optical transceiver or engine design to help define architecture and drive development of our most advanced optical interconnect products to transform data center connectivity and XPU I/O.

    These products target ultra-high bandwidth density and low power and require key innovation in architecture, photonic IC, electrical IC, engine packaging, test, and manufacturing.

    You will be a key technical leader on this multi-disciplinary team and will be responsible for

    Defining and aligning team on photonic engine internal and external interface specifications with key focus on electrical and high speed

    Owning and driving detailed engine design, schematic, tapeout, and performance validation at all phases of product development life cycle from concept to product

    Owning power-on, bring-up, and debug of the engines in the platform or final product environment.

    Identifying technical risks and resolution/mitigation paths

    Qualifications:

    You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

    Experience would be obtained through a combination of prior education level classes, and current level school classes, projects, research, and relevant previous job and/or internship experience.

    Minimum Qualifications:

    The candidate must possess a Master's degree or PhD degree in Electrical Engineering, Physics or closely related technical disciplines.

    7+ years' experience in the optical industry to include fiber optics, optical networking, optical and RF modulation, and data networking architectures.

    7+ years' experience in System knowledge of current generation and next generation optical transceiver architectures, standards, designs, and tradeoffs
    7+ years' experience with PAM4/NRZ modulation formats and high speed/RF design of optical transceivers with a proven track record of successful product introduction

    Preferred Qualifications:

    Deep understanding of Signal Integrity, Power Integrity and Channel modeling using industry standard tools such as HFSS and ADS

    Experience working closely with circuit designers on the design of analog RF front end circuits such as Drivers, Trans-Impedance Amplifiers (TIA) and limiting amplifiers.

    Experience with a wide array of optical components and PHY level components including ROSA/TOSA/BOSA sub-components, modulators, passive waveguide components.

    Strong, hands-on experience testing and debugging optical transceivers, defining control algorithms and test procedures, and guiding firmware implementation and validation.

    Strong written and verbal communication skills, with the specific ability to communicate and lead effectively across dispersed, multi-disciplinary teams.
    Possess excellent time and task management skills, strong inter-personal skills, and a willingness to travel when required.

    Job Type:

    Experienced Hire

    Shift:

    Shift 1 (United States of America)

    Primary Location:

    US, California, Santa Clara

    Additional Locations:

    Business group:


    Corporate Strategy Office is chartered to support the executive office in driving corporate initiatives, including near and long-term strategy, major cross-group decision making and ensuring cross-company alignment.

    To deliver to that mission, the team owns shaping, driving and synthesizing insights to directionally orient trends as well as long range strategic planning/visioning , cross company alignment and greenfield innovation.

    Communications are essential to drive alignment so there is a focus on communications, community and acumen development.

    The team is ccommitted to ensuring that Intel efforts are aligned to, and actively driving success toward the most impactful business strategies.

    Posting Statement:


    All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

    Position of Trust
    N/A

    Benefits:

    We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation.

    Find more information about all of our Amazing Benefits here:

    Annual Salary Range for jobs which could be performed in

    US, California:
    $156,410.00-$250,410.00

    Salary range dependent on a number of factors including location and experience.

    Work Model for this Role

    This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.

    In certain circumstances the work model may change to accommodate business needs.


  • Dawar Consulting, Inc. Milpitas, United States

    Our client, a world leader in the semiconductor industry, is looking for a "Mechanical Design Engineer 4". · Job Title: Mechanical Design Engineer 4 · Shift Hours: 9 AM- 5 PM · Job Duration: Long-term Contract on W2 (Onsite) · Location: Milpitas, CA · Company Benefits: · Health ...

  • Midas Consulting

    Design Engineer

    2 weeks ago


    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: · Professional Experience 5-6 Years · Create concepts and · DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowled ...


  • NVIDIA Corporation Santa Clara, CA, United States

    Senior Design Engineer, Coherent High Speed Interconnect page is loaded Senior Design Engineer, Coherent High Speed Interconnect · Apply locations US, CA, Santa Clara US, MA, Westford US, TX, Remote US, CA, Remote US, Remote time type Full time posted on Posted 2 Days Ago job re ...

  • Midas Consulting

    Design Engineer

    3 weeks ago


    Midas Consulting Santa Clara, United States

    Title: Design Engineer · Location: Santa Clara, CA (Day one on-site) · Required Skills/Experience: Professional Experience 5-6 Years · Create concepts and DFM compliant 3D models & assemblies using Solidworks. · Proficiency in Solid works-Routing, Weldments & basic knowledge ...


  • Phoenix Ventures Moffett, United States

    What can you expect? · You will plan spray experiments and design spray dryer systems · You will communicate with customers and provide advice · You will create quotes in collaboration with sales · You will create components in SAP and generate bills of materials · You will creat ...


  • CYNET SYSTEMS Santa Clara, CA, United States

    Job Description: · Pay Range $50.64hr - $75.92hr · Responsible for the development of complex multi-mode / multi-corner timing constraints that are compatible for RTL and signoff. · Drive the effort to maintain RTL quality metrics in complex, hierarchical designs and automatin ...

  • Infobahn Softworld Inc

    Design Engineer

    2 weeks ago


    Infobahn Softworld Inc San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of ...

  • Dover Corporation

    Design Engineer

    2 days ago


    Dover Corporation San Jose, United States

    As a Design Engineer, you will be responsible for the design and development of analog and digital electronic hardware for PSG Dovers various sensing and control instrumentation products. You will collaborate with various departments in a fast-paced Design Engineer, Hardware, Ele ...


  • General Atomics and Affiliated Companies Livermore, United States

    General Atomics (GA), and its affiliated companies, is one of the world's leading resources for high-technology systems development ranging from the nuclear fuel cycle to remotely piloted aircraft, airborne sensors, and advanced electric, electronic, wireless and laser technologi ...

  • Broadcom Corporation

    Design Engineer

    1 week ago


    Broadcom Corporation San Jose, United States

    Broadcom's Timing Sign-Off group in Central Engineering is looking for an energetic and self-driven professional to join our team. Our groups mission is to provide an advanced timing sign-off flow to Broadcoms chip teams with the goal to achieve be Design Engineer, Development, E ...

  • Innogrit

    Design Engineer

    3 weeks ago


    Innogrit San Jose, United States

    Job Description · Job Description Salary: DOE · Job description · Contribute to micro-architecture designs for state-of-the-art high-speed low-power digital IPs. · Implement design modules using hardware description language (HDL). · Design schemes for multi-clock domain crossin ...


  • USA Tech Recruitment San Jose, CA, United States

    Are you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? · At European Recruitment we are working alongside a widely successful ...

  • Wilden Pump & Engineering

    Design Engineer

    1 day ago


    Wilden Pump & Engineering San Jose, United States

    PSG is the global pump, metering and dispensing-solution expert, enabling the safe and efficient transfer of critical and valuable fluids that require optimal performance and reliability in applications where it matters most. Additionally, PSG is a leading provider of flow meters ...

  • BKF Engineers

    Design Engineer

    1 week ago


    BKF Engineers San Jose, United States

    · We are hiring a Design Engineer to work out of our San Jose office · We are looking for an individual who can apply standard engineering techniques, procedures, and criteria using their education, experience and judgment. You will provide assistance to the Project Engineers a ...


  • NVIDIA Santa Clara, United States

    We are now looking for a Senior Hardware Design Engineer for our Tegra group: · NVIDIA is seeking passionate Senior Hardware Design Engineers to verify, design and verify the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multiface ...

  • Infobahn Softworld

    Design Engineer

    1 week ago


    Infobahn Softworld San Jose, United States

    JOB DUTIES: · Responsible for RTL design using Verilog HDL for implementation and debug. · Read and comprehend System on Chip level architectural specification. · Write microarchitecture specification for new and modified functions. · Responsible for linting and simulation of des ...


  • Cepton Technologies San Jose, CA, United States

    Cepton (Nasdaq: CPTN), a leading intelligent lidar solution provider, is seeking a seasoned Senior ASIC Design Engineer who is passionate about solving challenges to join us and support the development of Lidar products. Working closely with our Director of ASIC Engineering and p ...


  • Marvell Technology Santa Clara, United States

    Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. · At Marvell, you can affect th ...

  • Dover Corporation

    Design Engineer

    1 day ago


    Dover Corporation San Jose, United States

    PSG is the global pump, metering and dispensing-solution expert, enabling the safe and efficient transfer of critical and valuable fluids that require optimal performance and reliability in applications where it matters most. Additionally, PSG is a leading provider of flow meters ...

  • TekWissen ®

    RTL Design Engineer

    2 weeks ago


    TekWissen ® Santa Clara, United States

    Job Title: RTL Design Engineer - Senior · Work Location: Santa Clara, CA 95054 · Duration: 12 Months · Work Type: Contract · Job Type: Onsite · Pay Rate: $78 /Hourly/W2 · Overview: · TekWissen Group is a workforce management provider throughout the USA and many other countr ...