ASIC Design Verification Lead - Saratoga, CA
1 week ago

Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
We are seeking a hands-on ASIC Design Verification Lead to own verification execution for complex, high-performance networking silicon. · ...
2 weeks ago
We have an extraordinary opportunity for senior level engineers to drive and lead technical engagements between Apple and silicon suppliers working on groundbreaking technologies. · ...
1 month ago
We are seeking a hands-on ASIC Design Verification Lead to own verification execution for complex high-performance networking silicon This role is a senior technical leadership position focused on driving verification strategy infrastructure and closure while remaining deeply inv ...
2 weeks ago
Your Profile / Required Qualifications · 12+ years of experience in SoC design and verification. · Strong expertise in UVM, UPF, and protocol VIPs. · Proven ability to define and execute verification strategies at SoC and subsystem levels. · Hands on experience with AMBA protocol ...
2 days ago
At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world's most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software ...
1 week ago
Role: Design Verification Lead · Work location: Sunnyvale onsite · 6+ months contract · We are seeking an experienced Design Verification Lead to drive SoC-level verification strategy, lead high performing teams, and ensure first time right silicon. This role requires deep techni ...
2 days ago
Quest Global is seeking talent for Lead Verification Engineer role. · Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. · Create and enhance constrained-random verification environments u ...
1 month ago
Quest Global is seeking talent for Lead Verification Engineer role. · Plan the verification of complex design IP/SoC interacting with the architecture and design engineers to identify verification test scenarios. · Create and enhance constrained-random verification environments u ...
1 month ago
We are looking for an adaptive, self-motivative design verification engineer to join our growing team. · ...
1 month ago
Role: Design Verification Lead · Work location: Sunnyvale onsite · 6+ months contract · We are seeking an experienced Design Verification Lead to drive SoC-level verification strategy, lead high performing teams, and ensure first time right silicon. This role requires deep techni ...
2 days ago
The Physical Verification Lead owns full-chip physical signoff for advanced-node designs at leading-edge foundries. · Demonstrated full-chip physical verification ownershipMultiple successful tapeouts at advanced process nodesDirect experience with TSMC signoff requirements · ...
3 weeks ago
We are seeking an experienced Design Verification Lead to drive SoC-level verification strategy, lead high performing teams, and ensure first time right silicon. This role requires deep technical expertise, strong leadership, and the ability to influence cross functional teams wh ...
2 days ago
Collaborate with design engineers and architects to define document and implement detailed test plans for the SoC design verification Build and maintain infrastructure environment for automation verification of SoC architecture function and performance Develop reusable testbench ...
1 month ago
We are seeking a highly accomplished verification architect to define end‑to‑end verification strategies for complex IPs. · ...
1 month ago
++The Verification Team Lead will work with design engineers and architects to define test plans, build infrastructure for automation verification, and develop reusable testbenches. · ...
1 month ago
Job Details: · Job Description: · Job Description · Intel is seeking a highly technical Lead Design Verification Engineer for the Silicon Chassis team. In this senior technical leadership role, you will architect and deliver next-generation chassis IPs, designed to scale across ...
1 week ago
We are seeking a seasoned Lead Design Verification Engineer with expertise in verifying networking chip. · Ownership of verification strategy for one or more major IP blocks or subsystems within a complex networking ASIC. · Architect and implement testbenches using UVM/SystemVeri ...
1 month ago
Job Details: · Job Description: · Job Description Intel is seeking a highly technical Lead Design Verification Engineer for the Silicon Chassis team. In this senior technical leadership role, you will architect and deliver next-generation chassis IPs, designed to scale across mul ...
1 week ago
We are seeking an experienced Design Verification Lead to drive SoC-level verification strategy, lead high performing teams, and ensure first time right silicon. This role requires deep technical expertise, strong leadership, and the ability to influence cross functional teams wh ...
2 days ago
Job Details: · Job Description: · Job Description · Intel is seeking a highly technical Lead Design Verification Engineer for the Silicon Chassis team. In this senior technical leadership role, you will architect and deliver next-generation chassis IPs, designed to scale across ...
1 week ago