Principal Engineer, ASIC Physical Design - San Jose, CA

Only for registered members San Jose, CA, United States

6 days ago

Default job background

Job summary

The ASIC Physical Design Engineer is responsible for the physical design and integration of complex SoCs with custom circuits, digital circuits, and photonics components.
The position focuses on the synthesis,
place and route,
timing closure,
and physical verification steps of the design implementation process.

Responsibilities

  • Physical design of blocks containing digital and custom analog / mixed-signal blocks
  • Contribute to design for test (DFT) methodologies
  • Contribute to automated design methodologies for ASIC physical design

Lorem ipsum dolor sit amet
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.

Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.

Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Get full access

Access all high-level positions and get the job of your dreams.



Similar jobs

  • Only for registered members San Jose

    We are looking for an experienced Physical Design Engineer to join our Silicon Engineering team.The ideal candidate has strong hands-on experience in block-level physical implementation and timing closure. · Bachelor's or Master's degree in Electrical Engineering, Computer Engine ...

  • Only for registered members San Jose Full time $113,700 - $164,700 (USD)

    As Physical Design Engineer at Altera you will play a critical role in backend implementation flow — from RTL/netlist through GDSII/tape-out for FPGA/SoC devices. You will collaborate with architecture logic design DFT CAD/EDA and manufacturing teams to achieve performance power ...

  • Only for registered members San Jose

    We are seeking an experienced Physical Design Engineer with 5–10+ years of hands-on experience in ASIC physical design.The candidate will be responsible for end-to-end block/full-chip physical design activities from RTL2GDSII/Netlist2GDSII, ensuring high quality, STA, SI, EMIR an ...

  • Only for registered members San Jose

    We are looking for hands-on Physical Design Engineer to support complex SoC projects.We provide high-performance custom solutions for cutting-edge applications. · Pre-layout STA for feasibility and timing constraint validationClock spec review and clock tree synthesisPlacement, r ...

  • Only for registered members San Jose, CA

    We're seeking an experienced physical design engineer in the development of high-performance low-power GPU top level design. · ...

  • Only for registered members San Jose $141,300 - $226,000 (USD)

    Broadcom is looking for a senior level ASIC physical design engineer. · Qualifications include:MS in Electrical Engineering or Computer Engineering with 10+ years of experience in Physical design. · Deep knowledge about industry standards in Physical Design... · ...

  • Only for registered members San Jose, CA

    We are seeking an experienced Senior SoC/ASIC Physical Design Engineer to take the lead on chip implementation efforts and guide the design through final closure. · ...

  • Only for registered members San Jose, CA

    We're looking for a Head of Physical Design to lead the end-to-end RTL-to-GDSII path for our next-generation transformer inference ASICs. You'll own all aspects of physical implementation — from floorplanning and synthesis through P&R and signoff — and lead a world-class team of ...

  • Only for registered members San Jose, CA

    The Physical Design Engineer will play a critical role in the backend implementation flow — from RTL/netlist through GDSII/tape-out for FPGA/SoC devices. · ...

  • Only for registered members San Jose, CA

    We are developing the world's most energy-efficient general-purpose computer processor and we seek a Senior ASIC Physical Design Engineer to join our team. · ...

  • Only for registered members San Jose $120,000 - $192,000 (USD)

    Broadcom is looking for a senior level ASIC physical design engineer. · MS in Electrical Engineering or Computer Engineering with 6+ years of experience in Physical design. · Deep knowledge about industry standards in Physical Design, Physical aware synthesis, Floorplanning, CTS ...

  • Only for registered members San Jose

    About Etched is building the world's first AI inference system purpose-built for transformers - delivering over 10x higher performance and dramatically lower cost and latency than a B200. With Etched ASICs, you can build products that would be impossible with GPUs. · Medical insu ...

  • Only for registered members San Jose

    We are in need of 3 Physical design Engineers with 8 to 10 years of experience. As an Astera Labs Principal Physical Design Engineer you will play a crucial role in driving the planning, coordination and execution supporting the design of Astera Labs portfolio of connectivity ASI ...

  • Only for registered members San Jose

    We re looking for a Head of Physical Design to lead the end-to-end RTL-to-GDSII path for our next-generation transformer inference ASICs. · You ll own all aspects of physical implementation from floorplanning and synthesis through P R and signoff and lead a world-class team of PD ...

  • Only for registered members San Jose

    We are seeking an experienced Physical Design Engineer with 5–10+ years of hands-on experience in ASIC physical design.The candidate will be responsible for end-to-end block/full-chip physical design activities from RTL2GDSII/Netlist2GDSII ensuring high quality STA SI EMIR and PV ...

  • Only for registered members San Jose Full time

    We re looking for a Head of Physical Design to lead the end-to-end RTL-to-GDSII path for our next-generation transformer inference ASICs. You ll own all aspects of physical implementation from floorplanning and synthesis through P R and signoff and lead a world-class team of PD e ...

  • Only for registered members San Jose $120,000 - $160,000 (USD)

    Job summary:We are seeking a collaborative Physical Design Engineer to join our high-performance ASIC/SoC team. · Bachelor's degree in Electrical/Computer Engineering (or related field) with 2+ years of industry experience in physical design OR Master's degree in Electrical/Compu ...

  • Only for registered members San Jose, California, United States

    This Physical Design Engineer role at Altera involves working in the backend implementation flow from RTL/netlist through GDSII/tape-out for FPGA/SoC devices. · ...

  • Only for registered members San Jose $141,300 - $226,000 (USD)

    Broadcom is looking for a senior level RTL synthesis engineer. · MS in Electrical Engineering or Computer Engineering with 10+ years of experience in Physical design · Expert in Logic/Physical Synthesis using advanced optimization techniques and generating optimized Gate Level Ne ...

  • Only for registered members San Jose, CA

    Perform physical design of multi-GHz IP for network switch products. · ...

  • Only for registered members San Jose, CA

    We are seeking a collaborative Physical Design Engineer to join our high-performance ASIC/SoC team. · In this role, you will contribute to the development of next-generation electro-optical engines and complex mixed-signal designs. · You will work alongside technical leads to tra ...