Design Verification Engineer - San Francisco, CA

Only for registered members San Francisco, CA, United States

2 weeks ago

Default job background

Job summary

OpenAI is developing custom silicon to power the next generation of frontier AI models.


Lorem ipsum dolor sit amet
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.

Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.

Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Get full access

Access all high-level positions and get the job of your dreams.



Similar jobs

  • Only for registered members San Francisco

    Senior Hardware Verification Engineer for semiconductor IP company in Santa Clara CA building next-generation interconnect and fabric technology. · ...

  • Only for registered members San Francisco, CA

    We are seeking a Design Verification Engineer to ensure the functional correctness performance and reliability of complex semiconductor designs such as ASICs SoCs GPUs or CPUs. · ...

  • Only for registered members San Francisco $139,500 - $258,100 (USD)

    +Job summary · A SOC Verification Engineer will be responsible for pre-silicon RTL verification of block and top-level SOC.+BS with 3+ years relevant experience. · Experience in HVL and HDL (System Verilog, Verilog). · +The base pay range for this role is between $139,500 and $25 ...

  • Only for registered members San Francisco Full time

    Job summary · SoC Verification Engineer at Scaledge.We partner with leading technology companies to deliver expertise across SoC verification. · ...

  • Only for registered members San Francisco

    You will lead verification efforts on internal IP blocks that power the company's compute architecture. · Strong experience (typically 5 + years) in design verification of digital IP in a hardware environment. · Bachelor's or Master's in Electrical Engineering/Computer Engineerin ...

  • Only for registered members San Francisco $147,400 - $272,100 (USD)

    At Apple we work every single day to craft products that enrich peoples lives Do you love working on challenges that no one has solved yet and changing the game We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging gr ...

  • Only for registered members San Francisco $181,100 - $318,400 (USD)

    We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that will delight and encourage millions of Apple's customers daily. · ...

  • Only for registered members San Francisco $171,600 - $302,200 (USD)

    We are looking for a SOC Verification Engineer to join our team. The engineer will be responsible for pre-silicon RTL verification of block and top-level SOC. ...

  • Only for registered members San Francisco $126,800 - $190,900 (USD)

    We are seeking an experienced SOC Verification Engineer to join our wireless silicon development team at Apple. · The ideal candidate will have deep understanding of SOC architecture and meticulous attention to details, · a solid foundation in Verilog and SystemVerilog for verifi ...

  • Only for registered members San Francisco $126,800 - $190,900 (USD)

    Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer. · ...

  • Only for registered members San Francisco $181,100 - $318,400 (USD)

    We have an opportunity for an outstandingly hardworking design verification engineer.This role is for a DV engineer who will enable us to produce fully functional first silicon for IP designs. · Establishing DV methodology · Test-plan development · Verification environment develo ...

  • Only for registered members San Francisco, CA

    The Medical Device Design Verification Engineer develops and delivers FDA compliant design verification evidence that demonstrates functionality, performance, safety, and reliability. · BS degree in electrical engineering, mechanical engineering, biomedical engineering or a relat ...

  • Only for registered members San Francisco $147,400 - $272,100 (USD)

    Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming p ...

  • Only for registered members San Francisco

    The Medical Device Design Verification Engineer develops and delivers FDA compliant design verification evidence that demonstrates functionality... · ...

  • Only for registered members San Francisco

    You will be responsible for understanding the digital design at system level and develop testplan for functional and circuit performance verification. · ...

  • Only for registered members San Francisco

    OpenAI's Hardware organization develops silicon and system-level solutions designed for the unique demands of advanced AI workloads. · Owning the verification of one or more of: custom IP blocks, subsystems (compute, interconnect, memory etc.) or full-chip SoC level functionality ...

  • Only for registered members San Francisco $139,500 - $258,100 (USD)

    We are seeking a Wireless Design Verification Engineer to join our growing wireless silicon development team. The successful candidate will be responsible for pre-silicon RTL verification of wireless MAC and its interfaces with the rest of the wireless SoC. · ResponsibilitiesWork ...

  • Only for registered members San Francisco $139,500 - $258,100 (USD)

    We are seeking a PHY Design Verification Engineer to join our growing wireless silicon development team. As a key member of our organization, you will be responsible for pre-silicon RTL verification of wireless PHY and its interfaces with the rest of the wireless communication So ...

  • Only for registered members San Francisco

    We are seeking an experienced Verification Engineer to develop test plans ensure functional correctness of complex hardware IPs SoCs. · ...

  • Only for registered members San Francisco Full time

    We're building AI systems with general physical ability — the capacity to experiment, engineer, or manufacture anything. We believe achieving this is a key step towards building superintelligence. · Strong experience in ontology engineering or knowledge representation. · Ability ...