Principal Engineer, Body Control Subsystem Architect - Mountain View
3 days ago

Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
Reality Labs focuses on delivering Meta's vision through AI-first wearables devices. The compute performance and power efficiency requirements require custom silicon. The Reality Labs wearables team is driving the state-of-the-art forward with highly integrated SoCs that leverage ...
1 week ago
Position Summary · Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we ...
5 days ago
Senior I/O Subsystem Architect, Senior I/O Subsystem Architect
Only for registered members
We are now looking for a Senior I/O Architect for our NVLink chip to chip team · NVIDIA is seeking an experienced technical leader passionate about defining advanced chip interconnects and protocols. You'll be part of a team responsible for defining next generation communications ...
2 weeks ago
Position Summary · Samsung, a world leader in advanced semiconductor technology, is founded on a simple philosophy – the endless pursuit of excellence will create a better world for all. At Samsung Austin Research and Development Center (SARC) and Advanced Computing Lab (ACL), we ...
6 days ago
We are now looking for a Senior I/O Architect for our NVLink chip to chip team. · ...
1 month ago
Job summary · NVIDIA is seeking an experienced technical leader passionate about defining advanced chip interconnects and protocols. · ...
1 month ago
We are now looking for a Senior I/O Architect for our NVLink chip to chip teamNVIDIA is seeking an experienced technical leader passionate about defining advanced chip interconnects and protocols. · Your base salary will be determined based on your location, experience, and the p ...
1 month ago
This is a highly visible technical leadership role requiring deep expertise in DDR and high-speed IO standards, silicon architecture, and cross-functional collaboration from early concept through production. · ...
2 weeks ago
High-performance and sustainable Generative AI silicon creation for best-in-class results. · Drive the design of scalable high-performance compute architectures and connectivity topologies tailored for modern AI workloads. · ...
1 month ago
Acceler8 Talent is seeking an experienced Computer Architect to join a well-funded startup based out of Mountain View whose hardware promises to drastically change the economics of AI compute for the latest and greatest models. · ...
1 month ago
Acceler8 Talent is seeking an experienced Computer Architect to join a well funded startup whose hardware promises to drastically change the economics of compute for the worlds' largest models. · ...
1 month ago
Lab Summary: · The Samsung SOC Lab vision provides innovative SoC architecture, bus / memory subsystem, multimedia subsystems and key IP blocks for future Samsung Galaxy products (Smartphones, tablets and future devices). We are defining the high performance SoC architecture deve ...
5 days ago
Lab Summary: · The Samsung SOC Lab vision provides innovative SoC architecture, bus / memory subsystem, multimedia subsystems and key IP blocks for future Samsung Galaxy products (Smartphones, tablets and future devices). We are defining the high performance SoC architecture deve ...
4 days ago
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. · Contribute to CPU subsystem design, focusing on SoC integration related activities, functional debug and preparation for post-silicon tes ...
1 month ago
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. · ...
1 month ago
We are looking for a SOC Architect Fabric System Cache and DRAM Controller to help architect next generation SOCsGuide on development of innovative Fabric System cache and DRAM controller Architectural and microarchitectural features to boost power and performance on various targ ...
1 month ago
We are looking for a Senior CPU RTL Design Engineer to join our team at Google. As a member of this team you will contribute to the innovation behind products loved by millions worldwide. · ...
1 month ago
Lab Summary · The Samsung Research America SOC Architecture Lab provides innovative SoC architecture, bus / memory subsystem, multimedia subsystems and key IP blocks for future Samsung Galaxy products (Smartphones, tablets and future devices). We are defining the high performance ...
1 day ago
Computer Architect | Hybrid in Mountain View, CA · Acceler8 Talent is seeking an experienced Computer Architect to join a well funded startup whose hardware promises to drastically change the economics of compute for the worlds' largest models. · With >$100m series A in the bank ...
1 week ago
ASIC Design Verification Engineer, Platforms and Devices
Only for registered members
Minimum qualifications: · Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. · 4 years of experience verifying digital logic at RTL level using SystemVerilog or C/C++. · Experience creating ...
4 days ago