Principal Layout Engineer - San Jose
3 days ago
Job description
Overview
Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire a Principal Layout Engineer to join our Memory Interconnect Design team in San Jose, California. In this role, you will be working with some of the brightest inventors and engineers in the world developing products that make data faster and safer.
As a Principal Layout Engineer, you'll play a pivotal role in Analog/Mixed-signal product designs. In this full-time role, you'll report directly to our Dir of Design Engineering.
Rambus offers a flexible work environment, embracing a hybrid approach for most office-based roles. Employees are encouraged to spend an average of at least three days per week onsite, allowing for two days of remote work.
Responsibilities
- Ownership of block level and chip level layouts
- Define optimal floor plan, block partition, power grid, effort estimation and schedule in co-ordination with circuit/logic design team
- Complete Layout for high performance designs
- Review work done by layout contractors and ensure layouts follow good design practices for analog and high-speed custom designs
- Deliver layouts that meet extracted performance, power, EMIR and ESD requirements
- Verify layout using LVS, DRC, ERC tools
- Conduct layout reviews to document and show that the requirements are met, and any necessary waivers are approved
Qualifications
- BS EE and 8+ years or MS and 6+ years' experience in CMOS design layout
- Prior experience in FinFET process
- Prior experience in Cadence Virtuoso tools
- Good Knowledge of layout techniques for device matching, minimizing parasitic/crosstalk and RC delay, electromigration/self-heating mitigation
- Prior experience in Transmitter, Receiver, PLL, DLL clock distribution is highly desirable
- Knowledge of Tapeout, Mask and eJobview is desirable
- Familiarity with TSMC PDK, foundry is highly desirable
- The position requires strong commitment and ability to work in cross functional and globally dispersed teams in India and US East coast
About Rambus
Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow's systems.
Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.
The US salary range for this full-time position is $133,000 to $247,000. Our salary ranges are determined by role, level and location. The successful candidate's starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.
At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work.
Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.
Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.
Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.
For more information about Rambus, visit For additional information on life at Rambus and our current openings, check out
#LI-HYBRID
#LI-RF1
Similar jobs
Broadcom is looking for an experienced RFIC and Analog Mixed-Signal Physical Design and Layout Engineer. · BS in Electrical Engineering, Computer Engineering or related degree preferred with 8+ years of experience in Mixed Signal and Analog RF IC Physical Design or MS in Electric ...
3 weeks ago
Analog and Mixed-Signal Layout Engineer to work independently on block level and IP level Analog layout design coordinating with the circuit designer and the rest of the layout team. · ...
3 weeks ago
We are seeking an experienced Analog Layout Engineer to join our team The Analog Layout Engineer will be responsible for designing and implementing analog and mixed signal layout designs for integrated circuits. · ...
1 week ago
Overview · Rambus, a premier chip and silicon IP provider making data faster and safer, is seeking to hire a Principal Layout Engineer to join our Memory Interconnect Design team in San Jose, California. In this role, you will be working with some of the brightest inventors and e ...
2 days ago
Job Title: Layout Engineer · Job Descriptions: Coordinating the design changes, design fitting issues, and other technical data to ensure customers' designs can fit TSMC's production flow and procedures. Specific tasks include but are not limited to acting as liaison between cust ...
3 hours ago
Analog layout designer providing onsite support for advanced nodes working with global layout and design team. · Candidate should work independently on block level and IP level Analog layout design coordinating with circuit designer & the layout team. · Candidate should have mini ...
4 weeks ago
Analog layout designer providing onsite support for advanced nodes. · Candidate should work independently on block level and IP level Analog layout design. · Candidate should have minimum 8+ years of hands-on experience in Analog or RF layout. · ...
1 month ago
Broadcom is looking for an experienced RFIC and Analog Mixed-Signal Physical Design and Layout Engineer · ...
3 weeks ago
Senior layout designer will be responsible for layout of high-performance analog cores such as · analog-to-digital converters digital-to-analog converters PLL transceivers etc.Leading IC layout of cutting-edge high-performance high-speed CMOS integrated circuits in foundry CMOS ...
6 days ago
Senior layout designer responsible for high-performance analog cores. · LVS DRC ERC environments debug verification issues using Cadence Mentor toolsFloor planning block level routing top-level chip assembly · ...
1 week ago
The base compensation range for this role in the posted location is $97,700 - $182,624 / year. · Leading IC layout of cutting-edge high-performance, high-speed CMOS integrated circuits in foundry CMOS process nodes · Thorough knowledge of industry-standard EDA tools from Cadence ...
2 weeks ago
Design next-generation RF transceivers and mixed-signal circuits for wireless communication systems. · ...
1 month ago
Strong background and hands-on experience on RF/Analog circuit layout design. · Developing next-generation RF transceivers. · ...
1 month ago
Samsung Semiconductor Inc is looking for a talent that has strong background and hands-on experience on RF/Analog circuit layout design. · ...
1 month ago
We are looking for a Staff Engineer with strong background and hands-on experience on RF/Analog circuit layout design. The candidate will be developing next-generation RF transceivers and mixed-signal circuits for wireless communication systems along with circuit designers. · Wor ...
1 month ago
We are looking for a team member who has strong background and hands-on experience on RF/Analog circuit layout design. · ...
1 month ago
The Senior Layout Design Engineer will be responsible for layout design of high precision analog / mixed signal circuits subject to multiple constraints and collaborating with design and layout engineers to optimize layout for area and performance. · Bachelor's and 8+ years of re ...
1 week ago
Dice is seeking a Senior Layout Design Engineer with strong background and hands-on experience on RF/Analog circuit layout design. The candidate will be developing next-generation RF transceivers and mixed-signal circuits for wireless communication systems along with circuit desi ...
1 month ago
We are looking for team members who share our commitment to learning and growth and excel when collaborating within and across teams. · Samsung Semiconductor Inc is looking for a talent that has strong background and hands-on experience on RF/Analog circuit layout design. The can ...
1 month ago
Senior analog layout designer responsible for high-performance analog core layouts. · ...
5 days ago
We are looking for a Senior Layout Design Engineer to develop next-generation RF transceivers and mixed-signal circuits for wireless communication systems. · Developing deep submicron CMOS circuits using FinFET technologies. · Interpreting CALIBRE DRC reports. · ...
1 month ago