Design Verification Engineer - San Jose

Only for registered members San Jose, United States

1 month ago

Default job background

Job summary

We are seeking a Design Verification Engineer to join our Internal IP DV team.

You will ensure the custom IPs powering Sohu — including systolic arrays, DMA engines, and NoCs — are robust,
high-performance,and silicon-ready.

This role demands creativity,digital technical ability,and drive to tackle complex verification challenges.
Lorem ipsum dolor sit amet
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.

Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.

Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Get full access

Access all high-level positions and get the job of your dreams.



Similar jobs

  • Only for registered members San Jose, CA

    Join Broadcom's custom silicon division as a Verification Engineer. Work on IPs for ASIC products like custom AI chips. · ...

  • Only for registered members San Jose

    We are looking to grow our team with an Mixed-Signal Verification Engineer This person will help develop and implement mixed-signal verification and IC designs based on team architecture and specifications.The ideal candidate will have experience in Systems Verilog and well as in ...

  • Only for registered members San Jose

    We are looking to grow our team with an Mixed-Signal Verification Engineer.This person will help develop and implement mixed-signal verification and IC designs based on team architecture and specifications. · ...

  • Only for registered members San Jose

    We are looking to grow our team with an Mixed-Signal Verification Engineer. · Experience in Systems Verilog. · Working with HDL and ADC / DAC. · ...

  • Only for registered members San Jose

    We are looking for a Mixed-Signal Verification Engineer to help develop and implement mixed-signal verification and IC designs based on team architecture and specifications. · * Experience in Spice Simulation* Systems Verilog modeling experience* Strong understanding of both anal ...

  • Only for registered members Santa Clara

    Develop and enhance UVM-based testbenches to verify complex designs. · ...

  • Only for registered members Santa Clara, CA Remote job

    Develop and enhance UVM-based testbenches to verify or accelerate the simulation of complex designs at component or subsystem level. · ...

  • Only for registered members Benton St, Santa Clara, CA , USA

    We are looking for Verification Engineers to collaborate with our team. You will drive pre-silicon RTL verification of the full chip and stay abreast with design specs. · We're looking for candidates who are well-rounded in all aspects of verification. · ...

  • Only for registered members San Jose, CA

    +Job Summary · +As a verification engineer with a knowledge of subsystems and SoCs, · +you will make valuable contributions to a team tasked with verifying the functional correctness of SoC. · Writing test plans · ...

  • Only for registered members San Jose, CA

    Altera is seeking a Senior Design Verification Engineer to drive verification of complex FPGA and SoC designs from architecture through silicon validation. · ...

  • Only for registered members San Jose Freelance

    Altera is seeking a Senior Design Verification Engineer to drive verification of complex FPGA and SoC designs from architecture through silicon validation. · ...

  • Only for registered members San Jose

    The FPGA Verification Engineer will own the verification of entire FPGA design used in high-end router products. · ...

  • Only for registered members San Jose, CA

    The position of FPGA Verification Engineer involves owning the verification of entire FPGA design used in high-end router products. · ...

  • Only for registered members San Jose

    We are seeking a Design Verification Engineer to ensure the quality at the heart of our GPU architecture. · Work with architects and designers to build verification environments and test plans. · Craft functional verification coverage strategy to ensure complete test suite implem ...

  • Only for registered members San Jose

    We are seeking a Verification Engineer to help bring cutting-edge FPGA and ASIC designs to life for various target customers. · ...

  • Only for registered members Santa Clara, CA

    This role offers a great opportunity to be at the forefront of compiler verification, ensuring our brand-new technology maintains its premier standard. · Design industry grade C++ testsuite · Identify potential gaps in current test procedures · ...

  • Only for registered members San Jose Full time

    About Altera is a global leader in programmable logic solutions delivering cutting-edge FPGA SoC FPGA and adaptive compute technologies that enable innovation across data centers communications automotive aerospace and industrial markets Our culture emphasizes technical excellenc ...

  • Only for registered members San Jose

    We are looking for humble geniuses who believe that engineering has the potential to make the impossible possible. As a verification engineer with a knowledge of subsystems and SoCs, you will make valuable contributions to a team tasked with verifying the functional correctness o ...

  • Only for registered members San Jose

    Dice is seeking Design Verification Engineers with 6-15+ years of experience. Apply via Dice today. · Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. · Develop test plans ...

  • Only for registered members San Jose, CA

    We are seeking a Design Verification Engineer to join our Internal IP DV team. · Develop and maintain UVM/SystemVerilog testbenches for high-performance IPs. · ...

  • Only for registered members San Jose, CA

    This is a Design Verification Engineer role that involves owning the verification of an entire FPGA design used in high-end router products. · ...