Staff Design Engineer, Pathfinding - San Jose
1 day ago

Job description
, consectetur adipiscing elit. Nullam tempor vestibulum ex, eget consequat quam pellentesque vel. Etiam congue sed elit nec elementum. Morbi diam metus, rutrum id eleifend ac, porta in lectus. Sed scelerisque a augue et ornare.
Donec lacinia nisi nec odio ultricies imperdiet.
Morbi a dolor dignissim, tristique enim et, semper lacus. Morbi laoreet sollicitudin justo eget eleifend. Donec felis augue, accumsan in dapibus a, mattis sed ligula.
Vestibulum at aliquet erat. Curabitur rhoncus urna vitae quam suscipit
, at pulvinar turpis lacinia. Mauris magna sem, dignissim finibus fermentum ac, placerat at ex. Pellentesque aliquet, lorem pulvinar mollis ornare, orci turpis fermentum urna, non ullamcorper ligula enim a ante. Duis dolor est, consectetur ut sapien lacinia, tempor condimentum purus.
Access all high-level positions and get the job of your dreams.
Similar jobs
+Job summary · We are seeking an independent and innovative Modeling Engineer to join our advanced pathfinding team. · +ResponsibilitiesDrive the development and integration of software and hardware models supporting fast prototyping and architectural exploration for next-generat ...
1 month ago
Mediatek's Data Center team is at the forefront of innovation, driving the development of cutting-edge technologies that power the world's most advanced data centers. · ...
1 month ago
Our vision is to transform how the world uses information to enrich life for all. · Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and a ...
2 days ago
Our vision is to transform how the world uses information to enrich life for all. · Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and a ...
1 day ago
Own the manufacturing and testing strategy for cutting-edge high performance computing products. · Lead pathfinding for test and manufacturing of emerging technologies. · Develop and drive strategic roadmaps for manufacturing and test supporting advanced HPC products. · ...
1 month ago
Owns the manufacturing and testing strategy for cutting-edge high-performance computing products featuring industry-leading high-speed transceivers co-packaged interconnects chiplet connectivity solutions and state-of-the-art fab process and packaging 2.5D 3D 3.5D. · ...
1 month ago
Principal Engineer, Platform System Architect · Location: San Jose (on-site) · Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light instead of electricity to move data faster, further, and ...
1 week ago
· Principal Engineer, Platform System Architect · Location: San Jose (on-site) · Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light instead of electricity to move data faster, further, an ...
1 week ago
We are shattering AI data bottlenecks by moving data at the speed of light. · Ayar Labs is using light instead of electricity to move data faster, further and with a fraction of the energy needed to fuel the explosive growth of AI models. The successful candidate will collaborate ...
2 weeks ago
· Intern, Silicon Photonics R&D · Term: May through August, 2026 · Department: CTO Office · Please note:Position location is on-site in San Jose Office · There is no immigration (except for F1) or relocation support for this position · Posting expires upon application threshold ...
5 days ago
· Intern, Silicon Photonics R&D · Term: May through August, 2026 · Department: CTO Office · Please note:Position location is on-site in San Jose Office · There is no immigration (except for F1) or relocation support for this position · Posting expires upon application threshol ...
5 days ago
· Intern, Silicon Photonics R&D · Term: May through August, 2026 · Department: CTO Office · Please note:Position location is on-site in San Jose Office · There is no immigration (except for F1) or relocation support for this position · Posting expires upon application threshol ...
5 days ago
We are looking for experienced technologists who will independently research and explore future logic technology paths, · capabilities, and applications through design/system-technology optimization (DTCO).Create and optimize standard cell architecture and libraries to enable new ...
1 month ago
The ASIC Products Division at Broadcom has developed some of the most complex IC solutions and technologies over the last two decades. · We are seeking a design engineer with physical layout skills to develop our next generation products with a focus on parallel interfaces.The jo ...
2 weeks ago
Design physical layout solutions for next-generation products. · Design implementation and physical layout implementation of power grids. · DRC, LVS, and electrical checking. · ...
2 weeks ago
The ASIC Products Division at Broadcom has developed some of the most complex IC solutions and technologies over the last two decades.We develop some of the most advanced technologies in the industry encompassing 3D and 2.5D interconnects. · A design engineer with physical layout ...
2 weeks ago
++Altera busca un ingeniero principal HW-SW Co-Architect para definir y dirigir el desarrollo de firmware altamente optimizado, · Arquitectos y desarrolla software embarcado dentro de entornos con recursos limitados como memoria,interrupts,y procesamiento. · Makes arquitectura de ...
2 weeks ago
We are seeking an experienced and highly self-driven RTL Designer to join our innovative hardware architecture team. · Bachelor's or Master's Degree in Electrical Engineering, Computer Engineering, or related field. · 8+ years of experience in RTL design, ideally for CPUs, ASICs, ...
1 month ago
We are looking for experienced technologists who will independently research and explore future logic technology paths capabilities and applications through design/system-technology optimization. · The candidate will be a key technical member of the Logic Pathfinding Lab part of ...
1 month ago
Job Details: · Job Description: · Altera is looking for a Principal HW-SW Co-Architect to define and drive the development of highly optimized firmware, and FPGA solutions. This role requires a deep technical expert with hands-on experience across firmware, RTOS, and HW/SW co-des ...
1 week ago